Characterization of Hysteresis in SOI-Based Super-Steep Subthreshold Slope FETs

被引:2
作者
Mori, Takayuki [1 ]
Ida, Jiro [1 ]
Inoue, Shota [1 ]
Yoshida, Takahiro [1 ]
机构
[1] Kanazawa Inst Technol, Div Elect Engn, Nonoichi, Ishikawa 9218501, Japan
关键词
SOI; steep subthreshold slope; floating body effect; feedback; hysteresis; MOSFETS;
D O I
10.1587/transele.E101.C.334
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the characterization of hysteresis in SOI-based super-steep subthreshold slope FETs, which are conventional floating body and body-tied, and newly proposed PN-body-tied structures. We found that the hysteresis widths of the PN-body-tied structures are smaller than that of the conventional floating body and body-tied structures; this means that they are feasible for switching devices. Detailed characterizations of the hysteresis widths of each device are also reported in the study, such as dependency on the gate length and the impurity concentration.
引用
收藏
页码:334 / 337
页数:4
相关论文
共 15 条
[1]  
[Anonymous], IEEE INT EL DEV M
[2]  
[Anonymous], 2015, IEDM
[3]   SINGLE-TRANSISTOR LATCH IN SOI MOSFETS [J].
CHEN, CED ;
MATLOUBIAN, M ;
SUNDARESAN, R ;
MAO, BY ;
WEI, CC ;
POLLACK, GP .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (12) :636-638
[4]  
Choi J.-Y., 2015, IEEE T ELECTRON DEV, V38, P1384
[5]  
Gopalakrishnan K, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P289, DOI 10.1109/IEDM.2002.1175835
[6]   AN ANALYTICAL MODEL FOR SNAPBACK IN N-CHANNEL SOI MOSFETS [J].
HUANG, JST ;
KUENG, JS ;
FABIAN, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (09) :2082-2091
[7]   Tunnel field-effect transistors as energy-efficient electronic switches [J].
Ionescu, Adrian M. ;
Riel, Heike .
NATURE, 2011, 479 (7373) :329-337
[8]  
Kim MG., 2016, SUSTAINABILITY, V8, P1, DOI [10.3390/su8010001, DOI 10.1088/1361-6528/28/5/055205]
[9]  
Mori Takayoshi., 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC), P1
[10]  
Mori T, 2013, 2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), P101, DOI 10.1109/SISPAD.2013.6650584