Silicon nanowire on oxide/nitride/oxide for memory application

被引:41
作者
Li, Qiliang [1 ]
Zhu, Xiaoxiao
Xiong, Hao D.
Koo, Sang-Mo
Ioannou, D. E.
Kopanski, Joseph J.
Suehle, J. S.
Richter, C. A.
机构
[1] Natl Inst Stand & Technol, Div Semicond Elect, Gaithersburg, MD 20899 USA
[2] George Mason Univ, Dept Elect & Comp Engn, Fairfax, VA 22030 USA
[3] Kwangwoon Univ, Dept Elect Mat Engn, Seoul 139701, South Korea
关键词
D O I
10.1088/0957-4484/18/23/235204
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
We report the fabrication and characterization of Si nanowire memory devices with oxide/nitride/oxide stacked layers as the gate dielectrics and charge storage media. The devices were fabricated by using photolithography to pattern the metal contacts to the Si nanowires grown on pre-defined locations. A large memory window with high on/off-state current ratio due to the small radius and intrinsic doping of the Si nanowire is obtained. In addition, the simple reversible write/read/erase operations have been implemented with these memory devices. The dynamics of the nanowire/nitride charge exchange and its effect on the threshold voltage and memory retention have been investigated.
引用
收藏
页数:4
相关论文
共 50 条
[21]   Process effect analysis on nitride trap distribution in silicon-oxide-nitride-oxide-silicon flash memory based on charge retention model [J].
Song, Yumin ;
Jeong, Jun-Kyo ;
Yang, Seung-Dong ;
Park, Deok-Min ;
Kang, Yun-mi ;
Lee, Ga-Won .
MATERIALS EXPRESS, 2021, 11 (09) :1615-1618
[22]   Direct comparison of the electrical properties in metal/oxide/nitride/oxide/silicon and metal/aluminum oxide/nitride/oxide/silicon capacitors with equivalent oxide thicknesses [J].
An, Ho-Myoung ;
Seo, Yu Jeong ;
Kim, Hee Dong ;
Kim, Kyoung Chan ;
Kim, Jong-Guk ;
Cho, Won-Ju ;
Koh, Jung-Hyuk ;
Sung, Yun Mo ;
Kim, Tae Geun .
THIN SOLID FILMS, 2009, 517 (18) :5589-5592
[23]   Analysis of electronic memory traps in the oxide-nitride-oxide structure of a polysilicon-oxide-nitride-oxide-semiconductor flash memory [J].
Seo, Y. J. ;
Kim, K. C. ;
Kim, T. G. ;
Sung, Y. M. ;
Cho, H. Y. ;
Joo, M. S. ;
Pyi, S. H. .
APPLIED PHYSICS LETTERS, 2008, 92 (13)
[24]   Enhancement Mechanisms of the Silicon-Oxide-Nitride-Oxide-Silicon Memory Devices with Nanoscale High-k Structures [J].
Jung, Hyun Soo ;
Yoo, Keon-Ho ;
Kim, Tae Whan .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) :10290-10293
[25]   Ge-Based Silicon-Oxide-Nitride-Oxide-Silicon-Type Nonvolatile Memory Formed on Si Substrate [J].
Wu, Yung-Hsien ;
Wu, Jia-Rong ;
Wu, Min-Lin ;
Chen, Lun-Lun ;
Lin, Yuan-Sheng .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2009, 156 (12) :H944-H947
[26]   Temperature-dependent memory characteristics of silicon-oxide-nitride-oxide-silicon thin-film-transistors [J].
Chen, Shih-Ching ;
Chang, Ting-Chang ;
Wu, Yung-Chun ;
Chin, Jing-Yi ;
Syu, Yong-En ;
Sze, S. M. ;
Chang, Chun-Yen ;
Wu, Hsing-Hua ;
Chen, Yi-Chan .
THIN SOLID FILMS, 2010, 518 (14) :3999-4002
[27]   Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Memory Device with Different Tunneling Oxide Thicknesses [J].
Kim, Hyun Joo ;
You, Joo Hyung ;
Kim, Sung Ho ;
Kwack, Kae Dal ;
Kim, Tae Whan .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (07) :6109-6113
[28]   Retention reliability improvement of silicon-oxide-nitride-oxide-silicon nonvolatile memory with N2O oxidation tunnel oxide [J].
Wu, Jia-Lin ;
Kao, Chin-Hsing ;
Chien, Hua-Ching ;
Tsai, Tzung-Kuen ;
Liao, Chien-Wei .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A) :6463-6468
[29]   METAL-NITRIDE-OXIDE-SILICON AVALANCHE-INJECTION MEMORY [J].
MAVOR, J .
ELECTRONICS LETTERS, 1973, 9 (05) :111-112
[30]   THEORY OF METAL-NITRIDE-OXIDE-SILICON (MNOS) MEMORY OPERATION [J].
FERRISPRABHU, AV ;
BURNS, LD ;
KESHAVAN, BV .
BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1972, 17 (01) :63-+