Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply

被引：0

作者：

Hu, JP ^{[1
]}

Zhang, WJ ^{[1
]}

Xia, YS ^{[1
]}

机构：

[1] Ningbo Univ, Fac Informat Sci & Techol, Ningbo 315211, Zhejiang, Peoples R China

来源：

2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the power optimization of complementary pass-transistor adiabatic logic (CPAL) and the design of adiabatic sequential circuits. CPAL circuits have more efficient energy transfer and recovery, because non-adiabatic energy loss of output loads has been completely, eliminated by using complementary pass-transistor logic for evaluation and transmission gates for energy-recovery. The minimization of energy consumption was investigated by choosing the optimal size of transistors. Adiabatic flip-flops (D, T and JK) are introduced. A practical sequential system designed with the proposed adiabatic flip-flops was demonstrated. With TSMC 0.25mum CMOS process, HSPICE simulation results show that the adiabatic flip-flop based on CPAL is about 2 to 3 times more energy efficient than 2N-2N2P and 3 to 6 times less dissipative than the static CMOS.

引用

页码：201 / 204

页数：4

共 50 条

[41] Testability of 123DD based differential pass-transistor logic circuits [J].

Jaekel, A .

IMTC/99: PROCEEDINGS OF THE 16TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS. 1-3, 1999, :1782-1787

[42] CMOS-based carbon nanotube pass-transistor logic integrated circuits [J].

Ding, Li ;

Zhang, Zhiyong ;

Liang, Shibo ;

Pei, Tian ;

Wang, Sheng ;

Li, Yan ;

Zhou, Weiwei ;

Liu, Jie ;

Peng, Lian-Mao .

NATURE COMMUNICATIONS, 2012, 3

[43] Improved PAL-2N logic with complementary pass-transistor logic evaluation tree [J].

Ng, KW ;

Lau, KT .

MICROELECTRONICS JOURNAL, 2000, 31 (01) :55-59

[44] Low power logic design using push-pull pass-transistor logics [J].

Paik, WH ;

Ki, HJ ;

Kim, SW .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (05) :467-478

[45] CMOS-based carbon nanotube pass-transistor logic integrated circuits [J].

Li Ding ;

Zhiyong Zhang ;

Shibo Liang ;

Tian Pei ;

Sheng Wang ;

Yan Li ;

Weiwei Zhou ;

Jie Liu ;

Lian-Mao Peng .

Nature Communications, 3

[46] Energy-saving design technique achieved by latched pass-transistor adiabatic logic [J].

Park, J ;

Hong, SJ ;

Kim, J .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :4693-4696

[47] A 1.2V CMOS multiplier using low-power current-sensing complementary pass-transistor logic [J].

Cheng, KH ;

Yee, LY .

ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, :1037-1040

[48] General design method for complementary pass transistor logic circuits [J].

Avci, M ;

Yidirim, T .

ELECTRONICS LETTERS, 2003, 39 (01) :46-48

[49] High signal swing pass-transistor logic using Surrounding Gate Transistor [J].

Endoh, Tetuo ;

Funaki, Toshihiko ;

Sakuraba, Hiroshi ;

Masuoka, Fujio .

International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, 2000, :273-275

[50] A high signal swing pass-transistor logic using surrounding gate transistor [J].

Endoh, T ;

Funaki, T ;

Sakuraba, H ;

Masuoka, F .

2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, :273-275

← 1 2 3 4 5 →