Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture

被引:27
|
作者
Kim, Yoonjin [1 ]
Mahapatra, Rabi N. [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
Coarse-grained reconfigurable architecture (CGRA); configuration cache; context architecture; embedded system; low power;
D O I
10.1109/TVLSI.2008.2006846
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most of the coarse-grained reconfigurable architectures (CGRAs) are composed of reconfigurable ALU arrays and configuration cache (or context memory) to achieve high performance and flexibility. Specially, configuration cache is the main component in CGRA that provides distinct feature for dynamic reconfiguration in every cycle. However, frequent memory-read operations for dynamic reconfiguration cause much power consumption. Thus, reducing power in configuration cache has become critical for CGRA to be more competitive and reliable for its use in embedded systems. In this paper, we propose dynamically compressible context architecture for power saving in configuration cache. This power-efficient design of context architecture works without degrading the performance and flexibility of CGRA. Experimental results show that the proposed approach saves up to 39.72% power in configuration cache with negligible area overhead (2.16%).
引用
收藏
页码:15 / 28
页数:14
相关论文
共 50 条
  • [31] A Reconfigurable Memory Architecture for System Integration of Coarse-Grained Reconfigurable Arrays
    Sousa, Ericles
    Tanase, Alexandru
    Hannig, Frank
    Teich, Juergen
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [32] Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
    Li, Ce
    Dong, Yiping
    Watanabe, Takahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12) : 2519 - 2527
  • [33] MT-ADRES: Multithreading on coarse-grained reconfigurable architecture
    Wu, Kehuai
    Kanstein, Andreas
    Madsen, Jan
    Berekovic, Mladen
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 26 - +
  • [34] A coarse-grained FPGA architecture for reconfigurable baseband modulator/demodulator
    Wu, W
    Chin, SS
    Hong, SJ
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1613 - 1618
  • [35] CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays
    Filho, Julio Oliveira
    Masekowsky, Stephan
    Schweizer, Thomas
    Rosenstiel, Wolfgang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1247 - 1259
  • [36] Mixed-granularity Parallel Coarse-grained Reconfigurable Architecture
    Deng, Jinyi
    Zhang, Linyun
    Wang, Lei
    Liu, Jiawei
    Deng, Kexiang
    Tang, Shibin
    Gu, Jiangyuan
    Han, Boxiao
    Xu, Fei
    Liu, Leibo
    Wei, Shaojun
    Yin, Shouyi
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 343 - 348
  • [37] CORAL: Coarse-grained Reconfigurable Architecture for ConvoLutional Neural Networks
    Yuan, Zhe
    Liu, Yongpan
    Yue, Jinshan
    Li, Jinyang
    Yang, Huazhong
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [38] Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture
    Becker, J
    Pionteck, T
    Habermann, C
    Glesner, M
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 41 - 46
  • [39] Architecture exploration and tools for pipelined coarse-grained reconfigurable arrays
    Stock, Florian
    Koch, Andreas
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 53 - 58
  • [40] MapReduce inspired loop mapping for coarse-grained reconfigurable architecture
    Yin ShouYi
    Shao ShengJia
    Liu LeiBo
    Wei ShaoJun
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (12) : 1 - 14