Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture

被引:27
|
作者
Kim, Yoonjin [1 ]
Mahapatra, Rabi N. [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
Coarse-grained reconfigurable architecture (CGRA); configuration cache; context architecture; embedded system; low power;
D O I
10.1109/TVLSI.2008.2006846
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most of the coarse-grained reconfigurable architectures (CGRAs) are composed of reconfigurable ALU arrays and configuration cache (or context memory) to achieve high performance and flexibility. Specially, configuration cache is the main component in CGRA that provides distinct feature for dynamic reconfiguration in every cycle. However, frequent memory-read operations for dynamic reconfiguration cause much power consumption. Thus, reducing power in configuration cache has become critical for CGRA to be more competitive and reliable for its use in embedded systems. In this paper, we propose dynamically compressible context architecture for power saving in configuration cache. This power-efficient design of context architecture works without degrading the performance and flexibility of CGRA. Experimental results show that the proposed approach saves up to 39.72% power in configuration cache with negligible area overhead (2.16%).
引用
收藏
页码:15 / 28
页数:14
相关论文
共 50 条
  • [21] Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wang, Yansheng
    Wei, Shaojun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 121 - 124
  • [22] A coarse-grained reconfigurable architecture supporting flexible execution
    Hironaka, T
    Fukuda, T
    Goto, Y
    Tanigawa, K
    Kawasaki, T
    Kojima, A
    SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 448 - 449
  • [23] Efficient AES cipher on coarse-grained reconfigurable architecture
    Wang, Chao
    Cao, Peng
    Yang, Jun
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [24] A Scalable Scheduling Algorithm for Coarse-Grained Reconfigurable Architecture
    Park, Hae-woo
    Kim, Wonsub
    Yoo, Donghoon
    Ryu, Soojung
    Kim, Jeongwook
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 542 - 543
  • [25] Design and Analysis of Layered Coarse-Grained Reconfigurable Architecture
    Rakossy, Zoltan Endre
    Naphade, Tejas
    Chattopadhyay, Anupam
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [26] A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance
    Wan, Lu
    Dong, Chen
    Chen, Deming
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [27] Architecture enhancements for the ADRES coarse-grained reconfigurable array
    Bouwens, Frank
    Berekovic, Mladen
    De Sutter, Bjorn
    Gaydadjiev, Georgi
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, 2008, 4917 : 66 - +
  • [28] A New Array Fabric for Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 584 - 591
  • [29] POWER-EFFICIENT CONFIGURATION CACHE STRUCTURE FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURE
    Kim, Yoonjin
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
  • [30] Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture
    Alnajjar, Dawood
    Konoura, Hiroaki
    Ko, Younghun
    Mitsuyama, Yukio
    Hashimoto, Masanori
    Onoye, Takao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (12) : 2165 - 2178