共 24 条
[11]
A decade of reconfigurable computing: a visionary retrospective
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS,
2001,
:642-649
[12]
JONGEUN L, 2002, 0234 U CAL IRV
[13]
Khawam S., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
[14]
Kim Y, 2005, DES AUT TEST EUROPE, P12
[15]
KIM Y, 2004, P INT SOC DES C OCT, P227
[16]
Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture
[J].
ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2006,
:310-315
[17]
Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications
[J].
ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2005,
:161-166
[18]
Lee JE, 2003, ACM SIGPLAN NOTICES, V38, P183, DOI 10.1016/S0065-3160(03)38006-2
[19]
Compilation approach for coarse-grained reconfigurable architectures
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2003, 20 (01)
:26-33
[20]
A quantitative analysis of reconfigurable coprocessors for multimedia applications
[J].
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS,
1998,
:2-11