Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture

被引:27
作者
Kim, Yoonjin [1 ]
Mahapatra, Rabi N. [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
Coarse-grained reconfigurable architecture (CGRA); configuration cache; context architecture; embedded system; low power;
D O I
10.1109/TVLSI.2008.2006846
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most of the coarse-grained reconfigurable architectures (CGRAs) are composed of reconfigurable ALU arrays and configuration cache (or context memory) to achieve high performance and flexibility. Specially, configuration cache is the main component in CGRA that provides distinct feature for dynamic reconfiguration in every cycle. However, frequent memory-read operations for dynamic reconfiguration cause much power consumption. Thus, reducing power in configuration cache has become critical for CGRA to be more competitive and reliable for its use in embedded systems. In this paper, we propose dynamically compressible context architecture for power saving in configuration cache. This power-efficient design of context architecture works without degrading the performance and flexibility of CGRA. Experimental results show that the proposed approach saves up to 39.72% power in configuration cache with negligible area overhead (2.16%).
引用
收藏
页码:15 / 28
页数:14
相关论文
共 24 条
  • [1] Andy L, 2005, WORKSH APPL SPEC PRO
  • [2] [Anonymous], 2003, WORKSH APPL SPEC PRO
  • [3] [Anonymous], 2004, P IEEE INT PAR DISTR
  • [4] [Anonymous], 2004, P DES AUT TEST EUR C
  • [5] [Anonymous], 1999, VLSI WASH DC APR
  • [6] Barat F, 2003, LECT NOTES COMPUT SC, V2778, P230
  • [7] Reconfigurable instruction set processors: A survey
    Barat, F
    Lauwereins, R
    [J]. 11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 168 - 173
  • [8] Architecture, memory and interface technology integration of an industrial/academic configurable system-on-chip (CSoC)
    Becker, J
    Vorbach, M
    [J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 107 - 112
  • [9] Hannig F, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P57
  • [10] Hartenstein R., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P163, DOI 10.1109/ASPDAC.2000.835089