In process stress analysis of flip-chip assemblies during underfill cure

被引:42
作者
Palaniappan, P [1 ]
Baldwin, DF [1 ]
机构
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Adv Assembly Proc Technol Lab, AdAPT, Atlanta, GA 30332 USA
关键词
D O I
10.1016/S0026-2714(00)00045-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low cost flip chip on board assemblies are analyzed during the underfill cure process to determine residual stress generation. In situ stress measurements are performed over the active face of the die during processing and relative inplane stresses are measured. Experimental measurements are made using flip-chip test vehicles, based on the Sandia National Laboratories' ATC04 assembly test chip. Four different commercial underfill materials have been evaluated and a relative comparison is presented with respect to the residual stresses produced by each underfill on the flip-chip assemblies. Significant stress variations are observed between the four underfills studied. Correlation between the glass transition temperature (T-g) and storage modulus (G') are made relative to residual stresses produced during underfill cure. Stress relaxation characteristics are also evaluated for the low cost flip-chip assemblies. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1181 / 1190
页数:10
相关论文
共 15 条
[1]  
Bittle D. A., 1991, Transactions of the ASME. Journal of Electronic Packaging, V113, P203, DOI 10.1115/1.2905397
[2]  
Gee S., 1988, P IEEE INT C MICR TE, P185
[3]   STRAIN-GAUGE MAPPING OF DIE SURFACE STRESSES [J].
GEE, SA ;
VANDENBOGERT, WF ;
AKYLAS, VR .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1989, 12 (04) :587-593
[4]  
NGUYEN LT, 1993, ASME, V115, P346
[5]  
PALANIAPPAN P, 1998, THESIS
[6]  
PALANIAPPAN P, 1999, IEEE T CPMT C, V20, P53
[7]  
PALANIAPPAN P, 1997, EEP22AMD226, P7
[8]  
Peterson DW, 1997, ELEC COMP C, P134, DOI 10.1109/ECTC.1997.606158
[9]  
PETERSON DW, 1997, SURFACE MOUNT INT 97
[10]  
SPENCER J, 1981, P 19 INT REL PHYS S, P84