A 16.4 nW, Sub-1 V, Resistor-Less Voltage Reference with BJT Voltage Divider

被引:7
|
作者
Yang, Qingshan [1 ,2 ]
Han, Peiqing [1 ,2 ]
Mei, Niansong [1 ]
Zhang, Zhaofeng [1 ]
机构
[1] Chinese Acad Sci, Shanghai Adv Res Inst, 99 Haike Rd, Shanghai 021210, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
关键词
Ultra-low power; sub-1; V; V-be-based; voltage reference; resistor-less; sub-threshold region; self-cascode MOSFET; CTAT process insensitivity; PPM/DEGREES-C;
D O I
10.1142/S0218126618502067
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A 16.4 nW, sub-1V voltage reference for ultra-low power low voltage applications is proposed. This design reduces the operating voltage to 0.8 V by a BJT voltage divider and decreases the silicon area considerably by eliminating resistors. The PTAT and CTAT are based on SCM structures and a scaled-down V-be, respectively, to improve the process insensitivity. This work is fabricated in 0.18 mu m CMOS process with a total area of 0.0033 mm(2). Measured results show that it works properly for supply voltage from 0.8 V to 2 V. The reference voltage is 467.2 mV with standard deviation (sigma) being 12.2 mV and measured TC at best is 38.7 ppm/degrees C ranging from -40 degrees C to 60 degrees C. The total power consumption is 16.4 nW under the minimum supply voltage at 27 degrees C.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Ultra-Low-Power High PSRR Sub-1 V Voltage Reference Circuit in 22 nm FDSOI CMOS
    Dossanov, Adilet
    Ziegler, Christian
    Issakov, Vadim
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (11) : 4643 - 4647
  • [42] A 0.9-V 33.7-ppm/°C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT
    Wang, Lidan
    Zhan, Chenchang
    Tang, Junyao
    Liu, Yang
    Li, Guofeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2190 - 2194
  • [43] A 0.7 V 5 nW CMOS sub-bandgap voltage reference without resistors
    Pan, Min
    Xie, Jiaye
    Pang, Lili
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 104 (01) : 71 - 79
  • [44] Resistor-less power-rail ESD clamp circuit design with adjustable NMOS gate biased voltage
    Li, Shuang
    Wang, Yang
    Tao, Hongke
    Liu, Qing
    Zeng, Zhiwen
    Jin, Xiangliang
    Yang, Hongjiao
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (11)
  • [45] A 14.5 pW, 31 ppm/°C Resistor-Less 5 pA Current Reference Employing A Self-Regulated Push-Pull Voltage Reference Generator
    Wang, Hui
    Mercier, Patrick P.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1290 - 1293
  • [46] Nanopower, Sub-1 V, CMOS Voltage References With Digitally-Trimmable Temperature Coefficients
    Luong, Peter
    Christoffersen, Carlos
    Rossi-Aicardi, Conrado
    Dualibe, Carlos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (04) : 787 - 798
  • [47] A 2.7uA Sub1-V Voltage Reference
    Mateus, Juan
    Roa, Elkim
    Hernandez, Hugo
    Van Noije, Wilhelmus
    SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 81 - +
  • [48] A sub 1 V high PSRR CMOS bandgap voltage reference
    Chahardori, Mohammad
    Atarodi, Mojtaba
    Sharifkhani, Mohammad
    MICROELECTRONICS JOURNAL, 2011, 42 (09) : 1057 - 1065
  • [49] A sub-1V supply CMOS voltage reference generator
    Tsitouras, A.
    Plessas, F.
    Birbas, M.
    Kikidis, J.
    Kalivas, G.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2012, 40 (08) : 745 - 758
  • [50] Design of a sub-1V CMOS reference voltage generator
    Tsitouras, Athanasios
    Sotiriadis, Paul P.
    MICROELECTRONICS JOURNAL, 2019, 91 : 92 - 99