Design and Analysis of Current Starved VCO Targeting SCL 180 nm CMOS Process

被引：6

作者：

Shekhar, Chandra ^{[1
]}

Qureshi, S. ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India

来源：

2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018) | 2018年

关键词：

Ring Oscillator; Voltage Controlled Oscillator; Current Starved Voltage Controlled Oscillator; Clock Synthesizer; SCL 180 nm Process; PHASE NOISE; JITTER; OPTIMIZATION; PLL;

D O I：

10.1109/iSES.2018.00027

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a low power 5-stage current starved voltage controlled oscillator, designed at 50 MHz. For control voltage varying from 0.4 V to 1.6 V, the oscillator frequency linearly varies from 7 MHz to 105 MHz linearly. At supply voltage of 1.8 V, the circuit is low power (134 mu W) in comparison to circuits reported in the literature. It exhibits a phase noise of -101.9 dBc/Hz at 1 MHz offset from 50 MHz carrier frequency. The circuit is designed in SCL 180 nm CMOS process using cadence environment.

引用

页码：86 / 89

页数：4

共 50 条

[41] Design of a Wide Band, Low-Noise Differential Voltage Controlled Ring Oscillator in 90 nm CMOS Process [J].

Shabbir Majeed Chaudhry ;

Zain Shabbir .

National Academy Science Letters, 2018, 41 :47-52

[42] Design of a Wide Band, Low-Noise Differential Voltage Controlled Ring Oscillator in 90 nm CMOS Process [J].

Chaudhry, Shabbir Majeed ;

Shabbir, Zain .

NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2018, 41 (01) :47-52

[43] A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO [J].

Rout, Prakash Kumar ;

Acharya, Debiprasad Priyabrata ;

Panda, Ganapati .

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2014, 27 (01) :43-50

[44] Design of an Energy Efficient, Low Phase Noise Current-Starved VCO Using Pseudo-NMOS Logic [J].

Das, Moumita ;

Mostafa, Posiba ;

Pal, Antardipan ;

Das, Debmalya ;

Chatterjee, Sayan .

ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 :35-42

[45] 8GHz Multi-Phase Ring VCO Design with Wide Tuning Range for SerDes Applications in 6nm FinFET Process [J].

Reddy, Ravuru Vasudeva ;

Rapina, Siva Kumar ;

Hazra, Siddhartha ;

Sarangam, K. .

2025 38TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2024 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2025, :302-307

[46] A 2.4 GHz Low Power Low Phase-Noise Enhanced FOM VCO for RF Applications Using 180 nm CMOS Technology [J].

Sachan, Divyesh ;

Kumar, Harshbardhan ;

Goswami, Manish ;

Misra, Prasanna Kumar .

WIRELESS PERSONAL COMMUNICATIONS, 2018, 101 (01) :391-403

[47] A 2.4 GHz Low Power Low Phase-Noise Enhanced FOM VCO for RF Applications Using 180 nm CMOS Technology [J].

Divyesh Sachan ;

Harshbardhan Kumar ;

Manish Goswami ;

Prasanna Kumar Misra .

Wireless Personal Communications, 2018, 101 :391-403

[48] Design of low-power CMOS VCO based on current-reused topology with center-tapped inductor bias [J].

Hsu, Meng-Ting ;

Chung, Cheng-Chuan ;

Ou, An-Cheng .

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (07) :1587-1590

[49] Design of a Low Phase Noise LC-VCO in 22nm Process Technology [J].

Liu, Feng ;

Zhu, Yunxiao ;

Ke, Ziqi ;

Wu, Zhuoji ;

Li, Mingze ;

He, Wenlong .

2024 CROSS STRAIT RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE, CSRSWTC 2024, 2024, :563-565

[50] Design and analysis of a low phase noise, wide tunable CMOS based low power VCO with active inductor [J].

Isha Kadyan ;

Manoj Kumar .

Analog Integrated Circuits and Signal Processing, 2024, 119 :319-329

← 1 2 3 4 5 →