Design and Analysis of Current Starved VCO Targeting SCL 180 nm CMOS Process

被引：5

作者：

Shekhar, Chandra ^{[1
]}

Qureshi, S. ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India

来源：

2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018) | 2018年

关键词：

Ring Oscillator; Voltage Controlled Oscillator; Current Starved Voltage Controlled Oscillator; Clock Synthesizer; SCL 180 nm Process; PHASE NOISE; JITTER; OPTIMIZATION; PLL;

D O I：

10.1109/iSES.2018.00027

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a low power 5-stage current starved voltage controlled oscillator, designed at 50 MHz. For control voltage varying from 0.4 V to 1.6 V, the oscillator frequency linearly varies from 7 MHz to 105 MHz linearly. At supply voltage of 1.8 V, the circuit is low power (134 mu W) in comparison to circuits reported in the literature. It exhibits a phase noise of -101.9 dBc/Hz at 1 MHz offset from 50 MHz carrier frequency. The circuit is designed in SCL 180 nm CMOS process using cadence environment.

引用

页码：86 / 89

页数：4

共 50 条

[1] Performance Analysis of Current Starved VCO in 180nm
Mishra, Ashish
Sharma, Gaurav Kumar
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[2] Design and analysis of PVT tolerant hybrid current starved ring VCO with bulk driven keeper technique at 45 nm CMOS technology for the PLL application
Sivasakthi, M.
Radhika, P.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 173
[3] Design and performance of a robust 180 nm CMOS standalone VCO and the integrated PLL
Ren, Saiyu
Emmert, John
Siferd, Ray
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (03) : 285 - 298
[4] Analysis and Design of Current Starved Ring VCO
Suman, Shruti
Sharma, K. G.
Ghosh, P. K.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3222 - 3227
[5] Design and performance of a robust 180 nm CMOS standalone VCO and the integrated PLL
Saiyu Ren
John Emmert
Ray Siferd
Analog Integrated Circuits and Signal Processing, 2011, 68 : 285 - 298
[6] Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology
Shekhar, Chandra
Qureshi, S.
2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 12 - 17
[7] Design of 4.9 GHz Current starved VCO for PLL and CDR
Singhal, Neha
Sharma, R. K.
2018 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2018, : 864 - 867
[8] Process Comer Variation Aware Design of Low Power Current Starved VCO
Rout, Prakash Kumar
Acharya, D. P.
Panda, Ganapati
Nayak, Debasish
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
[9] Design and Performance Analysis of Current Starved VCO for PLL Using SVL Technique
Srivastava, Ankit
Singh, Maitri
Akashe, Shyam
Nigam, S. R.
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (04): : 335 - 347
[10] Design and analysis of Two stage op-amp in 180nm CMOS Process
Smrithi, V.
Sam, D. S. Shylu
Manoj, G.
2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 253 - 257

← 1 2 3 4 5 →