Plating fog generation in the forming of printed circuits by the additive method

被引:0
|
作者
Sugihara, S [1 ]
Iwasawa, A [1 ]
Onose, K [1 ]
Tanaka, A [1 ]
Arai, H [1 ]
Shodai, T [1 ]
Okada, S [1 ]
Ohtsuka, H [1 ]
Tobishima, S [1 ]
Yamaki, J [1 ]
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, INTERDISCIPLINARY RES LABS, TOKAI, IBARAKI 31911, JAPAN
关键词
D O I
10.1023/A:1018403130015
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Plating fog is often observed when metallizing a latent pattern by electroless copper plating. Metallic elements in the nuclei of plating fog particles are analysed using electron probe microanalysis (EPMA). Silver and iron are invariably found in the particles. The iron is driven into the board during the liquid honing process and reduces silver ions in the photosensitive material to silver metal which causes plating fog. Plating fog also arises from reduced copper particles or generated hydrogen gas bubbles when they are trapped on the unpatterned region. Mechanical stirring accompanied by substrate oscillation is an effective method of avoiding plating fog.
引用
收藏
页码:1111 / 1117
页数:7
相关论文
共 50 条
  • [21] Laser Image Transfer for the Production of Printed Circuits by the Fully Additive Technique.
    Gemmler, A.
    Jostan, J.L.
    Galvanotechnik, 1986, 77 (01): : 51 - 60
  • [22] NEW TOPOLOGICAL METHOD FOR LAYING OUT PRINTED CIRCUITS
    BASDEN, A
    NICHOLS, KG
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1973, 120 (03): : 325 - 326
  • [23] PREDICTIVE METHODS FOR ELECTRICAL AND MECHANICAL PROCESS-OUTPUT FOR INKJET ADDITIVE PRINTED CIRCUITS
    Lall, Pradeep
    Goyal, Kartik
    Miller, Scott
    PROCEEDINGS OF ASME 2022 INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, INTERPACK2022, 2022,
  • [24] A new method of test generation for sequential circuits
    Hou, Yanli
    Zhao, Chunhui
    Liao, Yanping
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2181 - 2185
  • [25] A Hierarchical Layout Generation Method for Quantum Circuits
    Moghadam, Mina Chookhachizadeh
    Mohammadzadeh, Naser
    Sedighi, Mehdi
    Zamani, Morteza Saheb
    2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 51 - 57
  • [26] A novel method of test generation for asynchronous circuits
    Vasudevan, Dilip P.
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 21 - 24
  • [27] DETERMINATION OF MICRO RHODIUM FILM THICKNESS AND OF GOLD PLATING THICKNESS ON PRINTED CIRCUITS BY BETA RADIATION BACKSCATTER MEASUREMENTS
    EGGEBRAATEN, V
    WALKER, LJ
    STROBELT, EW
    ANALYTICAL CHEMISTRY, 1961, 33 (09) : 1245 - +
  • [28] Volume Measuring Method for Forming Additive Manufacturing Based on SGBM
    Xie, Ruidong
    Yang, Haichuan
    Yi, Yingmin
    Shi, Qimeng
    Wang, Keying
    Fan, Xiaolin
    2020 CHINESE AUTOMATION CONGRESS (CAC 2020), 2020, : 129 - 132
  • [29] Research on forming method of additive manufacturing of frozen sand mold
    Yang, Haoqin
    Shan, Zhongde
    Yan, Dandan
    Shi, Jianpei
    Liu, Qinjiang
    HELIYON, 2023, 9 (08)
  • [30] Laser-based generation of conductive circuits on additive manufactured thermoplastic substrates
    Niese, Bernd
    Amend, Philipp
    Roth, Stephan
    Schmidt, Michael
    LASER ASSISTED NET SHAPE ENGINEERING 9 INTERNATIONAL CONFERENCE ON PHOTONIC TECHNOLOGIES PROCEEDINGS OF THE LANE 2016, 2016, 83 : 954 - 963