共 50 条
- [42] A new Reduced Bulk Field (REBULF) high-voltage LDMOS with N+-floating layer 2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2709 - 2712
- [46] An improved LDMOS-SCR design for high-voltage ESD 2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
- [47] Physics based Fault Models for Testing High-Voltage LDMOS 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 285 - 290
- [48] SEMICONDUCTORS FOR HIGH-VOLTAGE, VERTICAL CHANNEL FIELD EFFECT TRANSISTORS. Journal of Applied Physics, 1982, 53 (3 pt 1): : 1759 - 1764