AC-Boosting Frequency Compensation with Double Pole-Zero Cancellation for Multistage Amplifiers

被引：3
作者：
Tan, M. T. [1 ]
Chan, P. K. [1 ]
Lam, C. K. [1 ]
Ng, C. W. [1 ]
机构：
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore
来源：
CIRCUITS SYSTEMS AND SIGNAL PROCESSING | 2010年 / 29卷 / 05期
关键词：
Frequency compensation; Amplifier; Pole-zero cancellation; Integrated circuits; NESTED MILLER COMPENSATION; OPERATIONAL-AMPLIFIER;
D O I：
10.1007/s00034-010-9180-x
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present an AC-boosting compensation topology with double pole-zero cancellation (ACBC-DPZ) for a multistage amplifier driving a very large capacitive load. The proposed technique modifies the original AC-boosting compensation (ACBC) topology to increase the power-bandwidth efficiency and reduce the size for the output power transistor and compensation capacitor. Simulation results show that the ACBC-DPZ amplifier using a CSM 0.18 mu m CMOS process can achieve a unity gain bandwidth of 14 MHz and an average slew rate of 3.88 V/mu s at 1500 pF load. The amplifier dissipates 2.55 mW at a 1.8 V supply.
引用
收藏
页码：941 / 951
页数：11
相关论文
共 13 条
[1]   FAST-SETTLING MONOLITHIC OPERATIONAL AMPLIFIER USING DOUBLET COMPRESSION TECHNIQUES [J].
APFEL, RJ ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (06) :332-340
[2]   Gain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads [J].
Chan, PK ;
Chen, YC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (12) :933-941
[3]   A 100-MHZ 100-DB OPERATIONAL-AMPLIFIER WITH MULTIPATH NESTED MILLER COMPENSATION STRUCTURE [J].
ESCHAUZIER, RGH ;
KERKLAAN, LPT ;
HUIJSING, JH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1709-1717
[4]   Single miller capacitor frequency compensation technique for low-power multistage amplifiers [J].
Fan, XH ;
Mishra, C ;
Sánchez-Sinencio, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) :584-592
[5]  
Foong HC, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P724
[6]  
Huiising J. H., 1984, U. S. Patent, Patent No. 602234
[7]   A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation [J].
Lee, H ;
Leung, KN ;
Mok, PKT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) :1739-1744
[8]   Active-feedback frequency-compensation technique for low-power multistage amplifiers [J].
Lee, H ;
Mok, PKT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :511-520
[9]   Three-stage large capacitive load amplifier with damping-factor-control frequency compensation [J].
Leung, KN ;
Mok, PKT ;
Ki, WH ;
Sin, JKO .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (02) :221-230
[10]   Nested Miller compensation in low-power CMOS design [J].
Leung, K.N. ;
Mok, P.K.T. .
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001, 48 (04) :388-394
12