Triple-Stacked Silicon-on-Insulator Integrated Circuits Using Au/SiO2 Hybrid Bonding

被引：0

作者：

Honda, Yuki ^{[1
]}

Goto, Masahide ^{[1
]}

Watabe, Toshihisa ^{[1
]}

Nanba, Masakazu ^{[1
]}

Iguchi, Yoshinori ^{[1
]}

Saraya, Takuya ^{[2
]}

Kobayashi, Masaharu ^{[2
]}

Higurashi, Eiji ^{[3
]}

Toshiyoshi, Hiroshi ^{[2
]}

Hiramoto, Toshiro ^{[2
]}

机构：

[1] NHK STRL, Tokyo, Japan

[2] Univ Tokyo, Tokyo, Japan

[3] AIST, Tsukuba, Ibaraki, Japan

来源：

2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2019年

关键词：

3D integrated circuits (ICs); CMOS integrated circuits; integrated circuit interconnections; silicon-on-insulator (SOI); wafer bonding; multi wafer stacking;

D O I：

10.1109/S3S46989.2019.9320733

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study demonstrates a triple-stacking process of a silicon-on-insulator (SOI) wafer by repeating (1) the embedment of 5-mu m-diameter gold (Au) electrode sites in a polished silicon oxide (SiO2) surface, (2) Au/SiO2 hybrid bonding with a thin silicon layer in between, and (3) subsequent lost-wafer processes. Inverters prepared on separate SOI wafers are vertically connected through Au electrodes. Feasibility tests are performed by developing triple-stacked ring oscillators (ROs) with 101 stages. The experimental results confirm a successful RO operation and indicate that the developed process is promising for three-dimensional integrated circuits using the multi-wafer stacking technique.

引用

页数：3

共 9 条

[1] [Anonymous], 2011, 2011 IEEE INT 3D SYS
[2] Aoki J, 2013, ISSCC DIG TECH PAP I, V56, P482, DOI 10.1109/ISSCC.2013.6487824
[3] Pixel-Parallel CMOS Image Sensors with 16-bit A/D Converters Developed by 3-D Integration of SOI Layers with Au/SiO2 Hybrid Bonding
Goto, Masahide
Hagiwara, Kei
Honda, Yuki
Nanba, Masakazu
Iguchi, Yoshinori
Saraya, Takuya
Kobayashi, Masaharu
Higurashi, Eiji
Toshiyoshi, Hiroshi
Hiramoto, Toshiro
[J]. INTERNATIONAL SYMPOSIUM ON FUNCTIONAL DIVERSIFICATION OF SEMICONDUCTOR ELECTRONICS 3 (MORE-THAN-MOORE 3), 2016, 72 (03): : 3 - 6
[4] Haruta T, 2017, ISSCC DIG TECH PAP I, P76, DOI 10.1109/ISSCC.2017.7870268
[5] Hozawa K., 2012, 2012 IEEE Symposium on VLSI Technology, P175, DOI 10.1109/VLSIT.2012.6242518
[6] Three-dimensional integrated circuits and the future of system-on-chip designs
Patti, Robert S.
[J]. PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1214 - 1224
[7] SOP: What is it and why? A new micro system-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade
Tummala, RR
[J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (02): : 241 - 249
[8] Cu/SiO2 hybrid bonding obtained by surface-activated bonding method at room temperature using Si ultrathin films
Utsumi, Jun
Ide, Kensuke
Ichiyanagi, Yuko
[J]. MICRO AND NANO ENGINEERING, 2019, 2 : 1 - 6
[9] Van Olmen J, 2008, INT EL DEVICES MEET, P603

← 1 →