Parallel 4x4 Transform on Bit Serial Shared Memory Architecture for H.264/AVC

被引：0
|
作者：
Rubin, Grzegorz [1 ]
机构：
[1] Bialystok Tech Univ, Dept Comp Sci, Bialystok, Poland
来源：
MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2009年
关键词：
FPGA; shared memory; video coding;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Many video applications require dedicated hardware to achieve acceptable levels of performance. H.264/AVC, the latest standard for video signal coding, utilizes a 4x4 integer transform to concentrate energy of residual data in a few coefficients. This paper presents an implementation and simulation of parallel 4x4 transform on bit serial shared memory architecture for H.264/AVC. Compared with the existing parallel implementations, the proposed architecture reduces interconnection resources of physical elements of FPGA device. The results of simulation show that the transform can be realized in real time on bit serial arithmetic.
引用
收藏
页码：675 / 680
页数：6
相关论文
共 25 条
  • [1] An Efficient Hardware Architecture Design for H.264/AVC INTRA 4X4 Algorithm
    Loukil, H.
    Kaanich, B.
    Atitallah, A. Ben
    Kadionik, P.
    Masmoudi, N.
    2008 FIRST INTERNATIONAL WORKSHOPS ON IMAGE PROCESSING THEORY, TOOLS AND APPLICATIONS (IPTA), 2008, : 262 - +
  • [2] A 2D forward/inverse architecture for 4x4 ICT transform of H.264 oriented to FPGA
    Patiño, AM
    Peiró, MM
    Ballester, FJ
    Proceedings of the Fifth IASTED International Conference on Visualization, Imaging, and Image Processing, 2005, : 242 - 247
  • [3] A NEW FAST MODE DECISION ALGORITHM OF 4x4 BLOCK INTRA PREDICTION FOR H.264/AVC
    Ding Zhengjian
    Liu Changfan
    PROCEEDINGS OF 2009 2ND IEEE INTERNATIONAL CONFERENCE ON BROADBAND NETWORK & MULTIMEDIA TECHNOLOGY, 2009, : 496 - 499
  • [4] Overview of the scalable H.264/MPEG4-AVC extension
    Schwarz, Heiko
    Marpe, Detlev
    Wiegand, Thomas
    2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 161 - +
  • [5] Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
    Bahari, Asral
    Arslan, Tughrul
    Erdogan, Ahmet T.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 831 - 835
  • [6] A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters
    Wang, Sung-Wen
    Yang, Shu-Sian
    Chen, Hong-Ming
    Yang, Chia-Lin
    Wu, Ja-Ling
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (02): : 195 - 211
  • [7] A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters
    Sung-Wen Wang
    Shu-Sian Yang
    Hong-Ming Chen
    Chia-Lin Yang
    Ja-Ling Wu
    Journal of Signal Processing Systems, 2009, 57 : 195 - 211
  • [8] Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management
    Campos, Armando Mora
    Merelo, Francisco J. Ballester
    Peiro, Marcos A. Martinez
    Esteve, Jose A. Canals
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 68 - 78
  • [9] Rate control based on linear regression for H.264/MPEG-4 AVC
    Lim, Sung-Chang
    Na, Hyeong-Ryul
    Lee, Yung-Lyul
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2007, 22 (01) : 39 - 58
  • [10] <bold>A FAST 4x4 INTRA MODE DECISION FOR INTER FRAME </bold>CODING IN H.264|MPEG-4 Part 10
    Na, Taeyoung
    Kim, Munchurl
    Hahm, Sangjin
    Park, Changseob
    Park, Keunsoo
    2008 IEEE INTERNATIONAL SYMPOSIUM ON BROADBAND MULTIMEDIA SYSTEMS AND BROADCASTING, 2008, : 314 - +
123