Intellectual Property Protection in Self-Reconfigurable Embedded Systems

被引:0
作者
Kepa, Krzysztof [1 ]
Morgan, Fearghal [1 ]
Kosciuszkiewicz, Krzysztof [1 ]
机构
[1] NUI Galway, Dept Elect Engn, BIRC Grp, Galway, Ireland
来源
2009 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS | 2009年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses security requirements for self-reconfigurable consumer products build on commercially available programmable logic devices such as FPGAs. A Secure Reconfiguration Controller (SeReCon) algorithm within embedded Intellectual Property (IP) core is presented which provides IP protection for self-reconfigurable systems. The SeReCon algorithm performs on-line verification of an IP core structure prior to reconfiguration and guarantees physical separation of un-trusted IP cores within the reconfigurable consumer device.
引用
收藏
页码:89 / 90
页数:2
相关论文
共 13 条
  • [1] Dynamic and partial FPGA exploitation
    Becker, Juergen
    Huebner, Michael
    Hettich, Gerhard
    Constapel, Rainer
    Eisenmann, Joachim
    Luka, Juergen
    [J]. PROCEEDINGS OF THE IEEE, 2007, 95 (02) : 438 - 452
  • [2] GLAS B, 2008, P DATE
  • [3] Güneysu T, 2007, ANN IEEE SYM FIELD P, P287, DOI [10.1109/FCCM.2007.22, 10.1109/FCCM.2007.46]
  • [4] KEPA K, 2008, P ISVLSI MONTP FRANC
  • [5] King Samuel T., 2008, 1 USENIX WORKSH LARG
  • [6] LESEA A, 2007, RP SECURITY FP UNPUB
  • [7] LOTZE J, 2008, P 16 IET IR SIGN SYS
  • [8] MILLER M, SYNPLICITY INTRO SEC
  • [9] A Dynamic Reconfigurable Hardware/Software Architecture for Object Tracking in Video Streams
    Muehlbauer, Felix
    Bobda, Christophe
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01)
  • [10] Note J.-B., 2008, FPGA, P264