Full CMOS Implementation of Bidirectional Associative Memory Neural Network with Analog Memristive Synapse

被引:7
作者
Vohra, Sahibia Kaur [1 ]
Thomas, Sherin [1 ]
Sakare, Mahendra [1 ]
Das, Devarshi Mrinal [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Ropar, India
来源
2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2021年
关键词
Artificial neural networks; Bidirectional associative memory (BAM); Memristor; Memristor crossbar; Synaptic weight; CIRCUIT; ARRAY;
D O I
10.1109/MWSCAS47672.2021.9531865
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Memristor is a computational and area efficient substitute for resistive synapse in neural networks as it provides tunable and non-volatile storage of synaptic weights. Full CMOS circuit realisation of a 6 x 6 Bidirectional Associative Memory (BAM) neural network with CMOS memristor synapse is implemented in this paper. To show the BAM neural network's ability to recall its pattern, we have taken the training set of three Tetris pattern pairs, and corresponding synapse weights are calculated using MATLAB. We have integrated the proposed tunable CMOS memristor emulator in the crossbar for storing the synaptic weights. The CMOS circuit implementation of the BAM neural network is validated with the simulation results in 0.18/mu m CMOS technology.
引用
收藏
页码:445 / 448
页数:4
相关论文
共 13 条
[1]   A bidirectional heteroassociative memory for binary and grey-level patterns [J].
Chartier, S ;
Boukadoum, M .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (02) :385-396
[2]   MEMRISTOR - MISSING CIRCUIT ELEMENT [J].
CHUA, LO .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (05) :507-+
[3]   BIDIRECTIONAL ASSOCIATIVE MEMORIES [J].
KOSKO, B .
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1988, 18 (01) :49-60
[4]   Neuromorphic Computing Based on Emerging Memory Technologies [J].
Rajendran, Bipin ;
Alibart, Fabien .
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (02) :198-211
[5]  
Saxena V, 2019, MIDWEST SYMP CIRCUIT, P1143, DOI [10.1109/MWSCAS.2019.8885023, 10.1109/mwscas.2019.8885023]
[6]  
Saxena V, 2018, MIDWEST SYMP CIRCUIT, P190, DOI 10.1109/MWSCAS.2018.8624008
[7]  
Shi Jichen., 2020, IEEE Transactions on Emerging Topics in Computational Intelligence
[8]   New Memristor-Based Crossbar Array Architecture with 50-% Area Reduction and 48-% Power Saving for Matrix-Vector Multiplication of Analog Neuromorphic Computing [J].
Son Ngoc Truong ;
Min, Kyeong-Sik .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (03) :356-363
[9]   The Design of Memristive Circuit for Affective Multi-Associative Learning [J].
Wang, Zilu ;
Wang, Xiaoping ;
Lu, Zezao ;
Wu, Weiguo ;
Zeng, Zhigang .
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2020, 14 (02) :173-185
[10]  
Williams S, 2008, IEEE SPECTRUM, V45, P24