Metrology challenges for double exposure and double patterning

被引:11
作者
Arnolda, William H. [1 ]
Dusa, Mircea [2 ]
Finders, Jo [3 ]
机构
[1] ASML Technol Dev Ctr, 8555 S River Parkway, Tempe, AZ 85048 USA
[2] ASML, TDC, Santa Clara, CA 95052 USA
[3] ASML Holding BV, Veldhoven, Netherlands
来源
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3 | 2007年 / 6518卷
关键词
D O I
10.1117/12.721459
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Double patterning has emerged as a likely lithography technology to bridge the gap between water-based ArF immersion lithography and EUV. Water immersion, single exposure lithography is limited to about 40nm half pitch with NA 1.35. Extension of immersion with high index fluids and glasses is theoretically possible, but faces severe challenges in technology, economics, and timing. In order to extend water immersion lithography further, much attention is given to reducing effective k(1) to less than 0.25 using double patterning. This paper explores the unique challenges IC metrology faces to enable double patterning, first in development, then in production.
引用
收藏
页数:13
相关论文
共 13 条
[1]  
ADAN O, 2007, P SOC PHOTO-OPT INS, P6518
[2]  
[Anonymous], 1986, PROC SPIE
[3]  
ARNOLD WH, 2006, NIKK MICR APR, P96
[4]  
ARNOLD WH, 2006, IEEE LITH WORKSH AUG
[5]  
BURKHARDT M, 2007, P SOC PHOTO-OPT INS, P6520
[6]  
CAPODIECI L, 2006, P SOC PHOTO-OPT INS, P6152
[7]   A spacer patterning technology for nanoscale CMOS [J].
Choi, YK ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) :436-441
[8]  
DUSA M, 2007, P SOC PHOTO-OPT INS, P6520
[9]  
DUSA M, 2005, P ISSM
[10]  
JUNG W, 2006, P SOC PHOTO-OPT INS, P6156