An analytical delay model for RLC interconnects

被引:0
|
作者
Kahng, AB [1 ]
Muddu, S [1 ]
机构
[1] UNIV CALIF LOS ANGELES,DEPT COMP SCI,LOS ANGELES,CA 90095
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:237 / 240
页数:4
相关论文
共 50 条
  • [41] A New Delay Model for Distributed RLC Trees
    Li, Xiaochun
    Mao, Junfa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 259 - 271
  • [42] Model order reduction for RLC interconnects using response dependent condensation
    Ravindra, J. V. R.
    Srinivas, M. B.
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1237 - 1240
  • [43] A physical model for the transient response of capacitively loaded distributed rlc interconnects
    Venkatesan, R
    Davis, JA
    Meindl, JD
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 763 - 766
  • [44] A unified RLC model for high-speed on-chip interconnects
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Arora, ND
    Lee, KR
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
  • [45] Efficient inclusive analytical model for delay estimation of multi-walled carbon nanotube interconnects
    Gholipour, M.
    Masoumi, N.
    IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (04) : 252 - 259
  • [46] Regeneration techniques for RLC VLSI interconnects
    Awwad, FR
    Nekili, M
    ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 209 - 212
  • [47] Analytical Crosstalk Modelling of On-Chip RLC Global Interconnects with Skin Effect for Ramp Input
    Maheshwari, V.
    Mukherjee, Suvra
    Kar, R.
    Mandal, D.
    Bhattacharjee, A. K.
    2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 814 - 821
  • [48] Analytical delay models for VLSI interconnects under ramp input
    Kahng, AB
    Masuko, K
    Muddu, S
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 30 - 36
  • [49] Improved Analytical Delay Models for RC-Coupled Interconnects
    Shi, Feng
    Wu, Xuebin
    Yan, Zhiyuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) : 1639 - 1644
  • [50] An Analytical Delay Model
    闵应骅
    李忠诚
    Journal of Computer Science and Technology, 1999, (02) : 97 - 115