An analytical delay model for RLC interconnects

被引：0
|
作者：
Kahng, AB [1 ]
Muddu, S [1 ]
机构：
[1] UNIV CALIF LOS ANGELES,DEPT COMP SCI,LOS ANGELES,CA 90095
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：237 / 240
页数：4
相关论文
共 50 条
  • [21] Unified RLC model for on-chip interconnects
    Sim, SP
    Yang, CY
    NANOTECH 2003, VOL 2, 2003, : 356 - 359
  • [22] Stochastic Delay Characterization for Multicoupled RLC Interconnects Under Process Variations
    Sun, Jin
    Li, Xin
    Lian, Zhichao
    Li, Min
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (09)
  • [23] Low power repeaters driving RLC interconnects with delay and bandwidth constraints
    Chen, GQ
    Friedman, EG
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 596 - 599
  • [24] Fast Estimation of Interconnects Delay in RLC Trees Using Neural Network
    Hoseini, Fahimeh Alsadat
    Masoumi, Nasser
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1051 - +
  • [25] The analytical model for crosstalk noise of current-mode signaling in coupled RLC interconnects of VLSI circuits
    Peng Xu
    Zhongliang Pan
    Journal of Semiconductors, 2017, 38 (09) : 78 - 85
  • [26] The analytical model for crosstalk noise of current-mode signaling in coupled RLC interconnects of VLSI circuits
    Peng Xu
    Zhongliang Pan
    Journal of Semiconductors, 2017, (09) : 78 - 85
  • [27] Analytical delay computation for arbitrary distributed RLC trees
    Coulibaly, LM
    Kadim, HJ
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 717 - 720
  • [28] A simple electrical RLC crosstalk model for interconnects on silicon
    Huerta-Chua, Jesus
    Murphy-Arteaga, Roberto S.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 79 - +
  • [29] High speed RLC equivalent RC delay model using normalized asymptotic function for global VLSI interconnects
    Jadav, Sunil
    Tayal, Shubham
    Chandel, Rajeevan
    Vashishath, Munish
    MICROELECTRONICS JOURNAL, 2021, 107
  • [30] Buffer insertion for delay minimization in RLC interconnects using cuckoo optimization algorithm
    Karimi, Gholamreza
    Moradi, Yavar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (01) : 111 - 121
12345