Analysis and Simulation of a New Topology of Single Phase Multi-level Inverter

被引:0
作者
Karmakar, Sourav [1 ]
Roy, Tapas [1 ]
Sadhu, P. K. [2 ]
Mondal, Shouvik [1 ]
机构
[1] KIIT Univ, Sch Elect Engn, Bhubaneswar, Orissa, India
[2] ISM, Dept Elect Engn, Dhanbad, Bihar, India
来源
PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016) | 2016年
关键词
DC; H-bridge; multilevel inverler; phase dispo-sition (PD) sine triangle PWM; single phase; total harmonic distorlion (THD); REDUCED NUMBER; CONVERTER;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Multilevel inverters are popular for their ability to enhance voltage level, reduce harmonic distortion and eliminate the need of output filters. They are mainly comprised of different combinations of dc voltage sources and power electronic switches and the number of voltage levels are dependent on the switching scheme. This paper proposes a new topology of single phase multi level inverter. The new topology uses a combination of series connection of isolated dc sources and the developed H-bridge. This paper gives a detailed analysis of the proposed topology using both symmetrical and asymmetrical dc sources. Furthermore, the proposed topology has been compared with the conventional cascaded multilevel inverter and some new topologies published in recent literatures. Finally, the operation of the proposed topology has been verified with computer simulation using MATLAB/Simulink.
引用
收藏
页数:6
相关论文
共 14 条
[1]   Cascade-multi-cell multilevel converter with reduced number of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Khosroshahi, Mahdi Toopchi ;
Mokhberdoran, Ataollah .
IET POWER ELECTRONICS, 2014, 7 (03) :552-558
[2]  
[Anonymous], IEEE T IND APPL
[3]   Asymmetrical multilevel converter topology with reduced number of components [J].
Babaei, Ebrahim ;
Kangarlu, Mohammad Farhadi ;
Hosseinzadeh, Mohammad Ali .
IET POWER ELECTRONICS, 2013, 6 (06) :1188-1196
[4]  
Babaei Ebrahim, 2014, IEEE T IND ELECT, V61
[5]  
Babaei Ebrahim, 2014, IEEE T IND APPL, V61
[6]   New multilevel inverter with reduction of switches and gate driver [J].
Banaei, M. R. ;
Salary, E. .
ENERGY CONVERSION AND MANAGEMENT, 2011, 52 (02) :1129-1136
[7]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151
[8]  
Hinago Youhei, 2009, Proceedings of the 2009 IEEE Energy Conversion Congress and Exposition. ECCE 2009, P1962, DOI 10.1109/ECCE.2009.5316515
[9]  
Hinago Youhei, 2012, IEEE T IND ELECT, V59
[10]   Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology [J].
Mokhberdoran, Ataollah ;
Ajami, Ali .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6712-6724