Reduction of oxide tub isolation stress using a silicon nitride liner

被引:2
作者
Burkhardt, JJ [1 ]
Cox, JR [1 ]
Fertig, DJ [1 ]
Nelson, GJ [1 ]
机构
[1] PolarFab, Bloomington, MN 55425 USA
关键词
D O I
10.1149/1.1393924
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Oxide tub isolation (OTI) is an attractive alternative for bipolar and complementary metal-oxide-semiconductor (BiCMOS) technologies. OTI is a variation of shallow trench isolation in which the trenches reach the buried diffusion layers. This isolation technology affords increased BiCMOS device density and latch-up suppression compared to junction isolation and affords cost advantages over deep trench isolation. Furthermore, this isolation technology affords an increase in bipolar junction transistor device performance due to the reduction of collector-to-substrate capacitance. However, trench-related stress is a formidable challenge in the effective implementation of OTI. Both physical and electrical evidence shows that a Si(3)N(4) trench liner significantly reduces trench-related stress. The Si3N4 trench liner thus affords increased device array yield, as well as improved resistor and metal-oxide-semiconductor field-effect transistor matching. (C) 2000 The Electrochemical Society. S0013-4651(99)08-123-9. All rights reserved.
引用
收藏
页码:3482 / 3486
页数:5
相关论文
共 12 条
[1]  
DOYLE DJ, 1993, PROCEEDINGS OF THE 1993 BIPOLAR/BICOMS CIRCUITS AND TECHNOLOGY MEETING, P37, DOI 10.1109/BIPOL.1993.617463
[2]  
GRAY PR, 1984, ANAL DESIGN ANALOG I, P233
[3]   STRESS FROM ISOLATION TRENCHES IN SILICON SUBSTRATES [J].
HU, SM .
JOURNAL OF APPLIED PHYSICS, 1990, 67 (02) :1092-1101
[4]   A 170 volt polysilicon-emitter complementary bipolar IC technology with full dielectric isolation [J].
McGregor, JM ;
Yindeepol, W ;
DeSantis, J ;
Brown, KC ;
Bashir, R ;
McKeown, W .
PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, :183-186
[5]  
MEIJER CGM, 1982, THESIS TECHNISCHE HO, P72
[6]   0.3μm BiCMOS technology for mixed analog/digital application systems [J].
Nii, H ;
Yoshino, T ;
Inoh, K ;
Itoh, N ;
Nakajima, H ;
Sugaya, H ;
Naruse, H ;
Katsumata, Y ;
Iwai, H .
PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, :68-71
[7]   INHERENTLY MONOTONIC 12-BIT DAC [J].
SCHOEFF, JA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (06) :904-911
[8]   OXIDATION-INDUCED DEFECT GENERATION IN ADVANCED DRAM STRUCTURES [J].
STIFFLER, SR ;
LASKY, JB ;
KOBURGER, CW ;
BERRY, WS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (05) :1253-1258
[9]   Process HJ: A 30 GHz NPN and 20 GHz PNP complementary bipolar process for high linearity RF circuits. [J].
Wilson, MC ;
Osborne, PH ;
Nigrin, S ;
Goody, SB ;
Green, J ;
Harrington, SJ ;
Cook, T ;
Thomas, S ;
Manson, AJ ;
Madni, A .
PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, :164-167
[10]  
WOLF S, 1990, SILICON PROCESSING V, V2, P13