Towards Time-Predictable Data Caches for Chip-Multiprocessors

被引:0
作者
Schoeberl, Martin [1 ]
Puffitsch, Wolfgang [1 ]
Huber, Benedikt [1 ]
机构
[1] Vienna Univ Technol, Inst Comp Engn, Vienna, Austria
来源
SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS | 2009年 / 5860卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Future embedded systems are expected to use chip-multiprocessors to provide the execution power for increasingly demanding applications. Multiprocessors increase the pressure on the memory bandwidth and processor local caching is mandatory. However, data caches are known to be very hard to integrate into the worst-case execution time (WCET) analysis. We tackle this issue from the computer architecture side: provide a data cache organization that enables tight WCET analysis. Similar to the cache splitting between instruction and data, we argue to split the data cache for different data areas. In this paper we show cache simulation results for the split-cache organization, propose the modularization of the data cache analysis for the different data areas, and evaluate the implementation costs in a prototype chip-multiprocessor system.
引用
收藏
页码:180 / 191
页数:12
相关论文
共 50 条
[41]   InterPRET: a Time-predictable Multicore Processor [J].
Jellum, Erling Rennemo ;
Lin, Shaokai ;
Donovan, Peter ;
Jerad, Chadlia ;
Wang, Edward ;
Lohstroh, Marten ;
Lee, Edward A. ;
Schoeberl, Martin .
2023 CYBER-PHYSICAL SYSTEMS AND INTERNET-OF-THINGS WEEK, CPS-IOT WEEK WORKSHOPS, 2023, :331-336
[42]   Designing a Physical Locality Aware Coherence Protocol for Chip-Multiprocessors [J].
Fensch, Christian ;
Barrow-Williams, Nick ;
Mullins, Robert D. ;
Moore, Simon .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (05) :914-928
[43]   Optimizing Redundancy Design for Chip-Multiprocessors for Flexible Utility Functions [J].
Cheng, Da ;
Gupta, Sandeep K. .
2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
[44]   Optimizing Redundancy Design for Chip-Multiprocessors for Flexible Utility Functions [J].
Cheng, Da ;
Gupta, Sandeep K. .
2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
[45]   Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors [J].
Tang, Li ;
Wang, Shuai ;
Hu, Jie ;
Hu, Xiaobo Sharon .
2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, :266-271
[46]   Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors [J].
Garcia, Victor ;
Rico, Alejandro ;
Villavieja, Carlos ;
Carpenter, Paul ;
Navarro, Nacho ;
Ramirez, Alex .
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (03) :530-550
[47]   Inter and Intra Kernel Reuse Analysis Driven Pipelining on Chip-Multiprocessors [J].
Bathen, Luis Angel D. ;
Ahn, Yongjin ;
Dutt, Nikil D. .
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, :203-206
[48]   In-place Irregular Computation for Message-passing Chip-multiprocessors [J].
Zhang Youhui ;
Zhang Youyang ;
Li Yanhua ;
Fei Xiang ;
Zheng Weimin .
2017 46TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW), 2017, :69-76
[49]   A Framework for Memory-aware Multimedia Application Mapping on Chip-Multiprocessors [J].
Bathen, Luis Angel D. ;
Dutt, Nikil D. ;
Pasricha, Sudeep .
PROCEEDINGS OF THE 2008 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2008, :89-+
[50]   Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors [J].
Zhu, Di ;
Chen, Lizhong ;
Yue, Siyu ;
Pinkston, Timothy M. ;
Pedram, Massoud .
2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,