共 50 条
[41]
InterPRET: a Time-predictable Multicore Processor
[J].
2023 CYBER-PHYSICAL SYSTEMS AND INTERNET-OF-THINGS WEEK, CPS-IOT WEEK WORKSHOPS,
2023,
:331-336
[43]
Optimizing Redundancy Design for Chip-Multiprocessors for Flexible Utility Functions
[J].
2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC),
2013,
[44]
Optimizing Redundancy Design for Chip-Multiprocessors for Flexible Utility Functions
[J].
2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC),
2014,
[45]
Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors
[J].
2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI),
2011,
:266-271
[47]
Inter and Intra Kernel Reuse Analysis Driven Pipelining on Chip-Multiprocessors
[J].
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT),
2010,
:203-206
[48]
In-place Irregular Computation for Message-passing Chip-multiprocessors
[J].
2017 46TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW),
2017,
:69-76
[49]
A Framework for Memory-aware Multimedia Application Mapping on Chip-Multiprocessors
[J].
PROCEEDINGS OF THE 2008 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA,
2008,
:89-+
[50]
Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors
[J].
2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM,
2014,