Hybrid XML Parser Based on Software and Hardware Co-design
被引:1
作者:
Pan, Zhe
论文数: 0引用数: 0
h-index: 0
机构:
Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R ChinaZhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
Pan, Zhe
[1
]
Jiang, Xiaohong
论文数: 0引用数: 0
h-index: 0
机构:
Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R ChinaZhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
Jiang, Xiaohong
[1
]
Wu, Jian
论文数: 0引用数: 0
h-index: 0
机构:
Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R ChinaZhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
Wu, Jian
[1
]
Li, Xiang
论文数: 0引用数: 0
h-index: 0
机构:
Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R ChinaZhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
Li, Xiang
[1
]
机构:
[1] Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China
来源:
2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM)
|
2019年
关键词:
D O I:
10.1109/FCCM.2019.00066
中图分类号:
TP3 [计算技术、计算机技术];
学科分类号:
0812 ;
摘要:
Extensible Markup Language (XML) is widely used in web services. However, the task of XML parsing is always the bottleneck which consumes a lot of time and resources. In this work, we present a hybrid XML parser based on software and hardware co-design. We place hardware acceleration into a software-driven context. Our parser is based on document object model (DOM). It is capable of well-formed checking and tree construction at throughput of 1 cycle per byte (CPB). We implement the design on a Xilinx Kintex-7 FPGA with 0.8Gbps parsing throughput.