Mining Complex Boolean Expressions for Sequential Equivalence Checking

被引:3
作者
Goel, Neha [1 ]
Hsiao, Michael S. [1 ]
Ramakrishnan, Narendran [2 ]
Zaki, Mohammed J. [3 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
[2] Virginia Polytech Inst & State Univ, Dept Comp Sci, Blacksburg, VA 24061 USA
[3] Rensselaer Polytech Inst, Dept Comp Sci, Troy, NY 12180 USA
来源
2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010) | 2010年
关键词
Sequential Equivalence Checking; BLOSOM; Redescriptions; Induction based proof; VERIFICATION;
D O I
10.1109/ATS.2010.81
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a novel technique to mine powerful and generalized boolean relations among flip-flops in a sequential circuit for sequential equivalence checking. In contrast to traditional learning methods, our mining algorithm can detect inductive invariants as well as illegal state cubes. These invariants can be arbitrary boolean expressions and can thus prune a large don't care space during equivalence checking. Experimental results demonstrate that these general invariants can be very effective for sequential equivalence checking of circuits with no or very few equivalent signals between them, with low computational costs.
引用
收藏
页码:442 / 447
页数:6
相关论文
共 19 条
[1]  
Agrawal R, 1996, ADV KNOWLEDGE DISCOV, P307
[2]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[3]  
Coudert O., 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.90CH2924-9), P126, DOI 10.1109/ICCAD.1990.129859
[4]  
Een N., 2003, EXTENSIBLE SAT SOLVE
[5]  
Gulrajani K., 2000, MULTINODE STATIC LOG, P729
[6]   AQUILA: An equivalence checking system for large sequential designs [J].
Huang, SY ;
Cheng, KT ;
Chen, KC ;
Huang, CY ;
Brewer, F .
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (05) :443-464
[7]   On the verification of sequential equivalence [J].
Jiang, JHR ;
Brayton, RK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) :686-697
[8]   A novel framework for logic verification in a synthesis environment [J].
Kunz, W ;
Pradhan, DK ;
Reddy, SM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (01) :20-32
[9]   Logic optimization and equivalence checking by implication analysis [J].
Kunz, W ;
Stoffel, D ;
Menon, PR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) :266-281
[10]   SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants [J].
Lu, Feng ;
Cheng, Kwang-Ting .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (06) :733-746