Translation UML diagrams into Verilog

被引：20
|
作者：
Bazydlo, Grzegorz [1 ]
Adamski, Marian [1 ]
Stefanowicz, Lukasz [1 ]
机构：
[1] Univ Zielona Gora, Zielona Gora, Poland
来源：
2014 7TH INTERNATIONAL CONFERENCE ON HUMAN SYSTEM INTERACTIONS (HSI) | 2014年
关键词：
UML; state machine diagram; logic controller; Hierarchical Concurrent Finite State Machine (HCFSM); Verilog; MICROPROGRAMMED CONTROLLERS; HYPERGRAPHS; REDUCTION; LENGTH;
D O I：
10.1109/HSI.2014.6860487
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The paper presents a method of using the UML state machine diagrams for specification of programs of logic controllers. The proposed method allows transformation from UML state machine diagram, using temporal Hierarchical Concurrent Finite State Machine (HCFSM) model, into Verilog hardware specification. The generated behavioral description in Hardware Description Language can afterwards be simulated, synthesized and implemented into e.g. FPGA device. A practical example illustrating the successive stages of the proposed method was also presented.
引用
收藏
页码：267 / 271
页数：5
相关论文
共 50 条
  • [21] C-To-Verilog Translation Validation
    Leung, Alan
    Bounov, Dimitar
    Lerner, Sorin
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 42 - 47
  • [22] Formalization of UML statechart diagrams in the π-calculus
    Lam, VSW
    Padget, J
    2001 AUSTRALIAN SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2001, : 213 - 223
  • [23] Behavioral consistency validation of UML diagrams
    Litvak, B
    Tyszberowicz, S
    Yehudai, A
    FIRST INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, PROCEEDINGS, 2003, : 118 - 125
  • [24] Timing analysis of UML sequence diagrams
    Li, XD
    Lilius, J
    UML'99 - THE UNIFIED MODELING LANGUAGE: BEYOND THE STANDARD, 1999, 1723 : 661 - 674
  • [25] UMLint: Identifying Defects in UML Diagrams
    Hasker, Robert W.
    Rowe, Mike
    2011 ASEE ANNUAL CONFERENCE & EXPOSITION, 2011,
  • [26] Formalize UML 2 Sequence Diagrams
    Shen, Hui
    Virani, Aliya
    Niu, Jianwei
    11TH IEEE HIGH ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, 2008, : 437 - 440
  • [27] Organizing UML class diagrams in layers
    Kumar, V
    Deka, JK
    Enabling Technologies for the New Knowledge Society, 2005, : 39 - 55
  • [28] Formalizing and Verifying UML Activity Diagrams
    Abbas, Messaoud
    Beggas, Mounir
    Boucherit, Ammar
    NEW TRENDS IN MODEL AND DATA ENGINEERING, 2019, 1085 : 49 - 63
  • [29] Full Satisfiability of UML Class Diagrams
    Artale, Alessandro
    Calvanese, Diego
    Ibanez-Garcia, Angelica
    CONCEPTUAL MODELING - ER 2010, 2010, 6412 : 317 - 331
  • [30] Systematic Teaching of UML and Behavioral Diagrams
    Metzner, Anja
    2024 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING EDUCATION AND TRAINING, CSEE & T 2024, 2024,
12345