Method for mitigating the warpage of Ultra-Thin FC-CSPs by controlling of EMC properties

被引:4
作者
Arayama, Chika [1 ]
Akashi, Takahiro [1 ]
Tomita, Yasunari [1 ]
Kanagawa, Naoki [1 ]
机构
[1] Panasonic Corp, Automot & Ind Syst Co, 2-3 Tomarikoyanagi Cho, Yokaichi, Mie, Japan
来源
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2019年
关键词
Ultra-thin FC-CSP; Warpage control technology; Epoxy molding compound; Substrate;
D O I
10.1109/ECTC.2019.00160
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recent developments in high-speed communication technology have accelerated reductions in the size and thickness of semiconductor packages. Fan-out wafer level packaging (FO-WLP) is an emerging packaging trend. Considering cost and scalability, there are also high expectation for ultra-thin Flip chip-Chip scale package (FC-CSP) technology which has evolved into a structure that is an approaching die-sized dimensions. As the packaging structure changes to Ultra-thin FC-CSP, it is necessary to control package warpage with smaller quantity of epoxy molding compound (EMC.) This study evaluated strip warpage of molded array package (MAP) and singulated unit warpage after dicing to investigate the effect of EMC properties on the package warpage. It has been understood that the mold shrinkage of EMC is the most dominant factor in warpage control of packages. However, the degree of warpage amount is not proportional to various properties in a packaging structures with a high ratio of silicon die to EMC, such as Ultra-thin FC-CSP when modelling low strip and unit warpage. For strip warpage, high mold shrinkage and low 25 degrees C flexural modulus showed a proportional relationship. While high Tg demonstrated some effectiveness for unit warpage, clear correlation was not established. This investigation developed a "molding stress index" which is calculated by integrating the storage modulus and the coefficient of thermal expansion (CTE) multiplier over a temperature range from temperature (35 degrees C) to molding temperature (175 degrees C.) The results demonstrate that this parameter can be used to evaluate the changes in properties such as CTE, modulus and Tg in accordance with the change of temperature comprehensively. There is a tendency toward strip and unit warpage when the molding stress index is high. This study suggests that the molding stress index is an effective evaluation method to lower the unit warpage. This evaluation also confirmed that both lower strip and unit warpage for various substrates were realized with EMC having high mold shrinkage and low modulus at normal temperatures while maintaining a high molding stress index. In addition, further warpage reduction is possible by jointly optimizing the properties of EMC and substrate.
引用
收藏
页码:1022 / 1027
页数:6
相关论文
共 12 条
[1]  
Akashi T., 2011, TECHNICAL REPORT, V59, P50
[2]  
[Anonymous], 2016, FAN OUT PACK TECHN M
[3]  
[Anonymous], 2011, PANASONIC ELECT WORK, V59, P10
[4]  
Bin G, 2014, 2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), P303, DOI 10.1109/EPTC.2014.7028392
[5]  
Chae M, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P441, DOI 10.1109/ECTC.2013.6575609
[6]   Flip-Chip Process Improvements for Low Warpage [J].
Hubbard, Robert L. ;
Zappella, Pierino ;
Zhu, Pukun .
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, :25-30
[7]  
Ito H., Japan patent: Patent, Patent No. 6423119
[8]  
Keya N, 2013, IEEE TOPIC CONF WIRE, P25, DOI 10.1109/WiSNet.2013.6488622
[9]   Compression molding encapsulants for wafer-level embedded active devices Wafer warpage control by epoxy molding compounds [J].
Kwon, Kihyeok ;
Lee, Yoonman ;
Kim, Junghwa ;
Chung, Joo Young ;
Jung, Kyunghag ;
Park, Yong-Yeop ;
Lee, Donghwan ;
Kim, Sang Kyun .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :319-+
[10]  
Miyake K., 2004, WARPAGE THERMOELASTI, V7, P54