Effect of doping profile and the work function variation on performance of double-gate TFET

被引:0
作者
Elgamal, Muhammad [1 ]
Sinjab, Aya [1 ]
Fedawy, Mostafa [1 ]
Shaker, Ahmed [2 ]
机构
[1] Arab Acad Sci Technol & Maritime Transport, Cairo 11799, Egypt
[2] Ain Shams Univ, Cairo 11535, Egypt
来源
INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING | 2019年 / 11卷 / 07期
关键词
Drain Work Function; Uniform doping; Gaussian doping; On current; Ambipolar current and Subthreshold Swing;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A Abstract Tunnel Field Effect Transistor (TFET) can be considered as one of the promising transistors because it can switch ON and OFF at lower voltages than the operation voltage of the metal oxide semiconductor field effect transistor (MOSFET). This paper presents the effects of gate electrode work function and the doping profile terminating within and outside the drain on the ambipolar current, the ION/IOFF ratio, and the subthreshold swing. The results show that. Gaussian doping profile terminating within the drain is the most promising for on/off ratio. All the simulations and results have been performed and obtained with the help of ATLAS device simulator (Silvaco) and MATLAB.
引用
收藏
页码:40 / 46
页数:7
相关论文
共 11 条
[1]  
[Anonymous], 2017, Fundamentals of Tunnel Field-Effect Transistors
[2]  
bin Wan W. M. E. A., 2017, INT J INTEGRATED ENG, V9
[3]   Subthreshold-swing physics of tunnel field-effect transistors [J].
Cao, Wei ;
Sarkar, Deblina ;
Khatami, Yasin ;
Kang, Jiahao ;
Banerjee, Kaustav .
AIP ADVANCES, 2014, 4 (06)
[4]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[5]  
Elgamal Muhammad, 2019, 2019 INT C INN TREND
[6]   A comprehensive investigation of TFETs with semiconducting silicide source: impact of gate drain underlap and interface traps [J].
Elnaggar, Mohamed ;
Shaker, Ahmed ;
Fedawy, Mostafa .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (04)
[7]  
Elnaggar Mohamed, 2018, 2018 13 INT C COMP E
[8]   Double gate symmetric tunnel FET: investigation and analysis [J].
Ramaswamy, Sindhu ;
Kumar, M. Jagadesh .
IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (04) :365-370
[9]  
Turkane S.M., 2016, International Journal of Applied Engineering Research, V11, P4922
[10]  
Yin-Nien Chen, 2015, Journal of Low Power Electronics and Applications, V5, P101, DOI 10.3390/jlpea5020101