New noise reduction method based on FPGA for a stereoscopic video system

被引:0
作者
Mosqueron, Romuald [1 ]
Capitao, Flavio [1 ]
Bolomey, Leandre [2 ]
Gomez, Ietxu [2 ]
机构
[1] HEIG VD, REDS Inst, Route Cheseaux 1, Yverdon, Switzerland
[2] Mindmaze SA, Chem Roseneck 5, Lausanne, Switzerland
来源
FOURTEENTH INTERNATIONAL CONFERENCE ON QUALITY CONTROL BY ARTIFICIAL VISION | 2019年 / 11172卷
关键词
FPGA; Denoising; 3D virtual reality; Embedded Systems; Real Time Systems; Hardware Acceleration; FILTER;
D O I
10.1117/12.2521707
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A 3D reality world used for medical therapies needs clear images without defective and noisy pixels. This is essential for portative equipments used by several patients inside the same building. To reduce the resources of the system, a corrective and denoising implementation has been implemented based on FPGA. Two low resources algorithms are proposed for defective pixel correction and noise reduction. The correction algorithms are integrated according to "Bayer Color Filter Array" for stereoscopic video system respecting real-time constraints. State-of-the-art denoising algorithm shows that implementations use too many resources for the target system, therefore a new low resource denoising algorithm is presented. It is derived from the efficient Non-Local Means (NLM) denoising algorithm which is hardly implementable in a FPGA system. The new denoising method discussed in this paper does not use any multiplier and only consumes 3.8k ALUTs.
引用
收藏
页数:8
相关论文
共 8 条
[1]  
[Anonymous], DIGITAL IMAGE PROCES
[2]  
Bailey D, 2016, INT CONF IMAG VIS, P196
[3]   Non-Local Means Denoising [J].
Buades, Antoni ;
Coll, Bartomeu ;
Morel, Jean-Michel .
IMAGE PROCESSING ON LINE, 2011, 1 :208-212
[4]  
Jing JJ, 2013, IEEE CONF IMAGING SY, P7, DOI 10.1109/IST.2013.6729652
[5]  
Mijatovic L., 2012, 2012 35th International Convention on Information and Communication Technology, Electronics and Microelectronics, P1731
[6]  
Sapiro P. G, 2011, IMAGE VIDEO PROCESSI
[7]   A real-time video denoising algorithm with FPGA implementation for Poisson-Gaussian noise [J].
Tan, Xin ;
Liu, Yu ;
Zuo, Chenglin ;
Zhang, Maojun .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) :327-343
[8]   FPGA Implementation of Real-Time Edge-Preserving Filter for Video Noise Reduction [J].
Vinh, Truong Quang ;
Park, Ju Hyun ;
Kim, Young-Chul ;
Hong, Sung Hoon .
ICCEE 2008: PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND ELECTRICAL ENGINEERING, 2008, :611-614