Dynamic responses of PCB under product-level free drop impact

被引:47
作者
Yu, Da [1 ]
Kwak, Jae B. [1 ]
Park, Seungbae [1 ]
Lee, John [1 ]
机构
[1] SUNY Binghamton, Dept Mech Engn, Binghamton, NY 13902 USA
关键词
SIMULATION;
D O I
10.1016/j.microrel.2010.03.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The peak value of out-of-plane displacement of printed circuit board (PCB), when it is subjected to drop impact, is a major concern to electronic manufacturers as it relates to the maximum stress causing failure for the solder balls. In this work, the full-field dynamic responses of printed circuit boards (PCBs) of product level are measured and analyzed in detail with the aid of Digital Image Correlation (DIC) method. In contrast to the board level drop test, which can be more easily instrumented by following the JEDEC test standards, the product-level drop test requires great effort in controlling the impact orientation, which is critical to ensure the consistency of test results. Moreover, carefully guided free drop condition is essential in investigating the mechanical dynamic behaviors of PCBs to capture the realistic dynamic behaviors during free drop impact. Several effects of test variables, such as drop height, PCB supports, casing shape, and battery weight distribution, are carefully studied case by case. Along with the free drop impact experiments, the 3D FEA models are analyzed using ANSYS/LS-DYNA (TM). The simulation studies and experimental results are useful for improving the design of cellular phones with lower PCB deflection under impact shock. Published by Elsevier Ltd.
引用
收藏
页码:1028 / 1038
页数:11
相关论文
共 20 条
  • [1] *ANSYS INC, ANSYS V11 0 THEOR MA
  • [2] Chai TC, 2005, ELEC COMP C, P630
  • [3] GINSBER JH, 2001, MECH STRUCTURAL VIBR
  • [4] Modeling of solder joint failure due to PCB bending during drop impact
    Jie, G
    Lim, CT
    Tay, AAO
    [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 678 - 683
  • [5] Experimental verification of drop/impact simulation for a cellular phone
    Kim, JG
    Park, YK
    [J]. EXPERIMENTAL MECHANICS, 2004, 44 (04) : 375 - 380
  • [6] *LS DYNA, LS DYNA US GUID
  • [7] Novel board level drop test simulation using implicit transient analysis with input-G method
    Luan, JE
    Tee, TY
    [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 671 - 677
  • [8] Ong YC, 2003, EL PACKAG TECH CONF, P223
  • [9] PRADEEP L, 2007, P 57 EL COMP TECHN C, P924
  • [10] Board level drop test and simulation of leaded and lead-free BGA-PCB assembly
    Qu, Xin
    Chen, Zhaoyi
    Qi, Bo
    Lee, Taekoo
    Wang, Jiaji
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (12) : 2197 - 2204