A 19.1% PAE, 22.4-dBm 53-GHz Parallel Power Combining Power Amplifier with Stacked-FET Techniques in 90-nm CMOS

被引：9
|
作者：
Sun, Wei-Che [1 ]
Kuo, Chien-Nan [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan
来源：
2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2019年
关键词：
amplifiers; CMOS; millimeter wave; power amplifiers; power combiner; transformers; stacked transistors; TRANSFORMER;
D O I：
10.1109/mwsym.2019.8701022
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A two-stage fully integrated 53-GHz stacked-FET power amplifier (PA) is implemented in 90-nm bulk CMOS. The output stage is optimized to achieve high output power while maintaining high power added efficiency (PAE). The complete PA achieves a measured saturated output power of 22.4 dBm and the 19.1% PAE at 2.4 V supply. It has -3 dB bandwidth of 8.8 GHz.
引用
收藏
页码：327 / 330
页数：4
相关论文
共 50 条
  • [31] A two-way power-combining 60GHz CMOS Power Amplifier with 22.0% PAE and 19.4dBm Psat in 65nm Bulk CMOS
    Gu, Junjie
    Jin, Guixiang
    Xu, Hongtao
    Min, Hao
    Yan, Na
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [32] A 40-67 GHz Power Amplifier With 13 dBm PSAT and 16% PAE in 28 nm CMOS LP
    Bassi, Matteo
    Zhao, Junlei
    Bevilacqua, Andrea
    Ghilioni, Andrea
    Mazzanti, Andrea
    Svelto, Francesco
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (07) : 1618 - 1628
  • [33] A Ka-Band Stacked Power Amplifier with 24.8-dBm Output Power and 24.3% PAE in 65-nm CMOS Technology
    Chang, Yang
    Lu, Bo-Ze
    Wang, Yunshan
    Wang, Huei
    2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 316 - 319
  • [34] A 14-GHz-band Highly Linear Stacked FET Power Amplifier IC with 20.1 dBm P1dB and 40.1 % PAE in 56-nm SOI CMOS
    Chen, Cuilin
    Sugiura, Tsuyoshi
    Yoshimasu, Toshihiko
    2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 182 - 185
  • [35] A Ka-Band Mutual Coupling Resilient Stacked-FET Power Amplifier With 21.2 dBm OP1dB and 27.6% PAE1dB in 45-nm CMOS SOI
    Zhang, Jian
    Wang, Dawei
    Zhu, Wei
    Zhai, Ming
    Yi, Xiangjie
    Wang, Yan
    IEEE SOLID-STATE CIRCUITS LETTERS, 2024, 7 : 147 - 150
  • [36] A 5-GHz 20-dBm power amplifier with digitally assisted AM-PM correction in a 90-nm CMOS process
    Palaskas, Yorgos
    Taylor, Stewart S.
    Pellerano, Stefano
    Rippke, Ian
    Bishop, Ralph
    Ravi, Ashoke
    Lakdawala, Hasnain
    Soumyanath, K.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1757 - 1763
  • [37] A Stacked 6.5-GHz 29.6-dBm Power Amplifier in Standard 65-nm CMOS
    Fathi, Maryam
    Su, David K.
    Wooley, Bruce A.
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [38] A 68-85GHz Current-Combining Power Amplifier with 20% PAE and 17dBm Psat in 40-nm CMOS
    Fang, Jiaqin
    Feng, Guangyin
    Wang, Yanjie
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [39] A W-band Stacked FET Power Amplifier with 17 dBm Psat in 45-nm SOI CMOS
    Jayamon, Jefy
    Agah, Amir
    Hanafi, Bassel
    Dabag, Hayg
    Buckwalter, James
    Asbeck, Peter
    2013 IEEE TOPICAL CONFERENCE ON BIOMEDICAL WIRELESS TECHNOLOGIES, NETWORKS, AND SENSING SYSTEMS (BIOWIRELESS), 2013, : 79 - 81
  • [40] A W-band Stacked FET Power Amplifier with 17 dBm Psat in 45-nm SOI CMOS
    Jayamon, Jefy
    Agah, Amir
    Hanafi, Bassel
    Dabag, Hayg
    Buckwalter, James
    Asbeck, Peter
    2013 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2013, : 256 - 258
12345