Design of 5.8 GHz Integrated Antenna on 180nm Complementary Metal Oxide Semiconductor (CMOS) Technology

被引:0
|
作者
Razak, A. H. A. [1 ]
Shamsuddin, M. I. A. [1 ]
Idros, M. F. M. [1 ]
Halim, A. K. [1 ]
Ahmad, A. [1 ]
Al Junid, S. A. M. [1 ]
机构
[1] Univ Teknol MARA, Elect Architecture & Applicat EArA Res Grp, Fac Elect Engn FKE, Shah Alam 40450, Malaysia
关键词
D O I
10.1088/1757-899X/341/1/012015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This project discusses the design and simulation performances of integrated loop antenna. Antenna is one of the main parts in any wireless radio frequency integrated circuit (RFIC). Naturally, antenna is the bulk in any RFIC design. Thus, this project aims to implement an integrated antenna on a single chip making the end product more compact. This project targets 5.8 GHz as the operating frequency of the integrated antenna for a transceiver module based on Silterra CMOS 180nm technology. The simulation of the antenna was done by using High Frequency Structure Simulator (HFSS). This software is industrial standard software that been used to simulate all electromagnetic effect including antenna simulation. This software has ability to simulate frequency at range of 100 MHz to 4 THz. The simulation set up in 3 dimension structure with driven terminal. The designed antenna has 1400um of diameter and placed on top metal layer. Loop configuration of the antenna has been chosen as the antenna design. From the configuration, it is able to make the chip more compact. The simulation shows that the antenna has single frequency band at center frequency 5.8 GHz with -48.93dB. The antenna radiation patterns shows, the antenna radiate at omnidirectional. From the simulation result, it could be concluded that the antenna have a good radiation pattern and propagation for wireless communication.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design and Simulation of Low Drop out Voltage using 180nm CMOS Technology
    Premachand, D. R.
    Eranna, U.
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 820 - 824
  • [22] Analysis and design of an efficient, fully integrated 1-8GHz traveling wave power amplifier in 180nm CMOS
    Circuit Design and Network Theory, Dresden University of Technology, 01069 Dresden, Germany
    不详
    Int. J. Microw. Wirel. Technol., 2009, 5 (415-422):
  • [23] Monolithic 180nm CMOS Controlled GHz Ultrasonic Impedance Sensing and Imaging
    Abdelmejeed, Mamdouh
    Ravi, Adarsh
    Liu, Yutong
    Kuo, Justin
    Sharma, Jaibir
    Merugu, Srinivas
    Singh, Navab
    Lal, Amit
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [24] Quantitative detection system for immunostrips in 180nm standard CMOS technology
    Engincan Tekin
    Caner Celikdemir
    Busra Ucar
    Ozgur Gul
    Baykal Sarioglu
    Analog Integrated Circuits and Signal Processing, 2021, 106 : 493 - 500
  • [25] A Low Power Schmitt Trigger Design using SBT technique in 180nm CMOS Technology
    Suresh, Ambothu
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 533 - 536
  • [26] Quantitative Measurement of Colorimetric Signals in 180nm Standard CMOS Technology
    Celikdemir, Caner
    Tekin, Engincan
    Ucar, Busra
    Gul, Ozgur
    Sarioglu, Baykal
    2019 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO 2019), 2019, : 367 - 370
  • [27] A 60GHz Voltage-Controlled Oscillator with a 3.6GHz Tuning Range in 180nm CMOS Technology
    Dai, Yayue
    Zhou, Jinfang
    Nie, Boyu
    Chen, Kangsheng
    2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 93 - 96
  • [28] SWITCHED-CAPACITOR FILTER DESIGN FOR ECG APPLICATION USING 180nm CMOS TECHNOLOGY
    Singh, Nitin
    Bansod, P. P.
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 439 - 443
  • [29] A Single Chip 2.4GHz Quadrature LNA-IQ Mixer in 180nm CMOS Technology
    Balan, Zechariah
    Ramiah, Harikrishnan
    Rajendran, Jagadheswaran
    2017 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA), 2017, : 65 - 68
  • [30] Design of a 2.4-GHz Differential Low Noise Amplifier using 180nm technology
    Shrivastava, Nandini
    Khatri, Rajesh
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 494 - 497