Features of optical interconnects in distributed-shared memory organized MIMD architectures: the ultimate goal

被引:0
|
作者
Frietman, EEE [1 ]
Ernst, RJ [1 ]
Crosbie, P [1 ]
Shimoji, M [1 ]
机构
[1] Delft Univ Technol, Fac Appl Phys, NL-2628 CJ Delft, Netherlands
关键词
D O I
10.1109/ISPAN.1997.645050
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The antipode of a sequential computer using a single CPU to execute the tasks, is a massively parallel processor containing large numbers of computing nodes. Supplemental to the shared and distributed memory organizations are the distributed-shared systems, allowing nodes to explore a single globally shared address space. A different vision is introduced concerning the prospects of an optically coupled version of such a system. In each cluster, an electrical crossbar looks after the interconnections between the nodes, the various memory modules and external I/O channels. The clusters itself are optically coupled through a free space oriented data distributing system. Analogies found in the design of the Convex SPP1000 validate the closeness to reality of such an architecture. Following the preceding clarification also all idealized picture of the fundamental properties of an optically based, fully connected distributed - (virtual) shared memory architecture will be outlined.
引用
收藏
页码:37 / 43
页数:7
相关论文
共 48 条
  • [21] Coding Productivity in MapReduce Applications for Distributed and Shared Memory Architectures
    Adornes, Daniel
    Griebler, Dalvan
    Ledur, Cleverson
    Fernandes, Luiz Gustavo
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2015, 25 (9-10) : 1739 - 1741
  • [22] Performance analysis of two address allocation schemes in an optically interconnected distributed-shared memory (OIDSM) system
    Hwang, I-Shyan
    Journal of the Chinese Institute of Electrical Engineering, Transactions of the Chinese Institute of Engineers, Series E/Chung KuoTien Chi Kung Chieng Hsueh K'an, 1997, 4 (04): : 245 - 260
  • [23] A hierarchical distributed-shared memory parallel Branch&Bound application with PVM and OpenMP for multiprocessor clusters
    Aversa, R
    Di Martino, B
    Mazzocca, N
    Venticinque, S
    PARALLEL COMPUTING, 2005, 31 (10-12) : 1034 - 1047
  • [24] DVSA and SHOB: Support to shared data structures on distributed memory architectures
    Baiardi, F
    Guerri, D
    Mori, P
    Moroni, L
    Ricci, L
    NINTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2001, : 165 - 172
  • [25] A SHARED ENVIRONMENT PARALLEL LOGIC PROGRAMMING SYSTEM ON DISTRIBUTED MEMORY ARCHITECTURES
    DELGADORANNAURO, SA
    DOROCHEVSKY, M
    SCHUERMAN, K
    VERON, A
    XU, JY
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 371 - 380
  • [26] A Message-Passing Microcoded Synchronization for Distributed Shared Memory Architectures
    Tasoulas, Zois-Gerasimos
    Anagnostopoulos, Iraklis
    Papadopoulos, Lazaros
    Soudris, Dimitrios
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (05) : 975 - 979
  • [27] Parallel PIC codes for distributed and shared memory architectures with HPF and OpenMP
    Di Martino, B
    Briguglio, S
    Fogaccia, G
    Vlad, G
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2233 - 2239
  • [28] Exploration of distributed shared memory architectures for NoC-based multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 144 - +
  • [29] Exploration of distributed shared memory architectures for NoC-based multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) : 719 - 732
  • [30] Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects
    Wang, Haitong
    Audsley, Neil C.
    Chang, Wanli
    2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020), 2020, : 70 - 81