A Review on SRAM Memory Design Using FinFET Technology

被引:1
|
作者
Lakshmi, T. Venkata [1 ]
Kamaraju, M. [2 ]
机构
[1] Gudlavalleru Engn Coll, Vijayawada, Andhra Pradesh, India
[2] Gudlavalleru Engn Coll, Dept Elect & Commun Engn, AS&A, Vijayawada, Andhra Pradesh, India
关键词
CMOS; FinFET; Short Channel Effect; SRAM; Static Noise Margin; LOW-POWER; DEVICES; SYSTEM; IMPACT; ENERGY; CELL;
D O I
10.4018/IJSDA.302665
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An innovative technology named FinFET (fin field effect transistor) has been developed to offer better transistor circuit design and to compensate the necessity of superior storage system (SS). As gate loses control over the channel, CMOS devices face some major issues like increase in manufacturing cost, less reliability and yield, increase of ON current, short channel effects (SCEs), increase in leakage currents, etc. However, it is necessary for the memory to have less power dissipation, short access time, and low leakage current. The traditional design of SRAM (static RAM) using CMOS technology represents severe performance degradation due to its higher power dissipation and leakage current. Thus, a nano-scaled device named FinFET is introduced for designing SRAM since it has threedimensional design of the gate. FinFET has been used to improve the overall performance and has been chosen as a transistor of choice because it is not affected by SCEs. In this work, the researchers have reviewed various FinFET-based SRAM cells, performance metrics, and the comparison over different technologies.
引用
收藏
页数:21
相关论文
共 50 条
  • [21] Strained SOI FINFET SRAM Design
    Kerber, Pranita
    Kanj, Rouwaida
    Joshi, Rajiv V.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (07) : 876 - 878
  • [22] Design and Analysis of Low Power FinFET SRAM with Leakage Current Reduction Techniques
    Chandra, K. Sarath
    Kishore, Kakarla Hari
    WIRELESS PERSONAL COMMUNICATIONS, 2023, 131 (02) : 1167 - 1188
  • [23] A Comprehensive Analysis of Different SRAM Cell Topologies in 7-nm FinFET Technology
    Erfan Abbasian
    Shilpi Birla
    Morteza Gholipour
    Silicon, 2022, 14 : 6909 - 6920
  • [24] A Comprehensive Analysis of Different SRAM Cell Topologies in 7-nm FinFET Technology
    Abbasian, Erfan
    Birla, Shilpi
    Gholipour, Morteza
    SILICON, 2022, 14 (12) : 6909 - 6920
  • [25] Hierarchical Design of Robust and Low Data Dependent FinFET Based SRAM Array
    Imani, Mohsen
    Patil, Shruti
    Rosing, Tajana Simunic
    PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 63 - 68
  • [26] Design of power efficient and reliable hybrid inverter approach based 11 T SRAM design using GNRFET technology
    Elangovan, M.
    Sharma, Kulbhushan
    Mahmoud, Haitham A.
    Sachdeva, Ashish
    Jegatheeswaran, S.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 177
  • [27] A Novel Design of Low Power & High Speed FinFET Based Binary and Ternary SRAM and 4*4 SRAM Array
    Shylashree, N.
    Amulya, M. S.
    Disha, Gulur R.
    Praveena, N.
    Verma, Vijay Kumar
    Muthumanickam, S.
    Kannagi, V.
    Sivachandar, K.
    Nath, Vijay
    IETE JOURNAL OF RESEARCH, 2023,
  • [28] A low-power single-ended SRAM in FinFET technology
    Ensan, Sina Sayyah
    Moaiyeri, Mohammad Hossein
    Moghaddam, Majid
    Hessabi, Shaahin
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 99 : 361 - 368
  • [29] A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology
    Abbasian, Erfan
    Gholipour, Morteza
    Birla, Shilpi
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 14543 - 14559
  • [30] Process Variation Tolerant FinFET Based Robust Low Power SRAM Cell Design at 32 nm Technology
    Raj, Balwinder
    Mitra, Jatin
    Bihani, Deepak Kumar
    Rangharajan, V.
    Saxena, A. K.
    Dasgupta, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (02) : 163 - 171