A Review on SRAM Memory Design Using FinFET Technology

被引:1
|
作者
Lakshmi, T. Venkata [1 ]
Kamaraju, M. [2 ]
机构
[1] Gudlavalleru Engn Coll, Vijayawada, Andhra Pradesh, India
[2] Gudlavalleru Engn Coll, Dept Elect & Commun Engn, AS&A, Vijayawada, Andhra Pradesh, India
关键词
CMOS; FinFET; Short Channel Effect; SRAM; Static Noise Margin; LOW-POWER; DEVICES; SYSTEM; IMPACT; ENERGY; CELL;
D O I
10.4018/IJSDA.302665
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An innovative technology named FinFET (fin field effect transistor) has been developed to offer better transistor circuit design and to compensate the necessity of superior storage system (SS). As gate loses control over the channel, CMOS devices face some major issues like increase in manufacturing cost, less reliability and yield, increase of ON current, short channel effects (SCEs), increase in leakage currents, etc. However, it is necessary for the memory to have less power dissipation, short access time, and low leakage current. The traditional design of SRAM (static RAM) using CMOS technology represents severe performance degradation due to its higher power dissipation and leakage current. Thus, a nano-scaled device named FinFET is introduced for designing SRAM since it has threedimensional design of the gate. FinFET has been used to improve the overall performance and has been chosen as a transistor of choice because it is not affected by SCEs. In this work, the researchers have reviewed various FinFET-based SRAM cells, performance metrics, and the comparison over different technologies.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] Independent-Double-Gate FinFET SRAM Technology
    Endo, Kazuhiko
    Ouchi, Shin-ichi
    Matsukawa, Takashi
    Liu, Yongxun
    Masahara, Meishoku
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (04): : 413 - 423
  • [2] Design and analysis of INDEP FinFET SRAM cell at 7-nm technology
    Mushtaq, Umayia
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (05)
  • [3] Design of 8T SRAM using 14nm FINFET Technology
    Vemula, Panduranga
    Dhar, Rudra Sankar
    PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (10): : 40 - 43
  • [4] Design and Performance Analysis of SRAM Circuit Using Adiabatic Logic with FinFET
    Shamsuddoha, A. O. M.
    Islam, Md Khairul
    Biswas, Satyendra N.
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND INFORMATION TECHNOLOGY 2021 (ICECIT 2021), 2021,
  • [5] FinFET SRAM Design Challenges
    Burnett, David
    Parihar, Sanjay
    Ramamurthy, Hema
    Balasubramanian, Sriram
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [6] Low Power SRAM Design using Independent Gate FinFET at 30nm Technology
    Chodankar, Prathamesh
    Gangad, Ajit
    Suryavanshi, Indraneel
    2014 First International Conference on Computational Systems and Communications (ICCSC), 2014, : 52 - 56
  • [7] FinFET based SRAM Design: A Survey on Device, Circuit, and Technology Issues
    Bayoumi, Magdy
    Dutta, Anandi
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 387 - 390
  • [8] Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage
    Ebrahimi, Behzad
    Rostami, Masoud
    Afzali-Kusha, Ali
    Pedram, Massoud
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1911 - 1916
  • [9] Design of a Ternary FinFET SRAM Cell
    Kishor, Makani Nailesh
    Narkhede, Satish S.
    2016 SYMPOSIUM ON COLOSSAL DATA ANALYSIS AND NETWORKING (CDAN), 2016,
  • [10] Inverse Design of FinFET SRAM Cells
    Zhang, Rui
    Liu, Zhaocheng
    Yang, Kexin
    Liu, Taizhi
    Cai, Wenshan
    Milora, Linda
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,