A Review on SRAM Memory Design Using FinFET Technology

被引:1
作者
Lakshmi, T. Venkata [1 ]
Kamaraju, M. [2 ]
机构
[1] Gudlavalleru Engn Coll, Vijayawada, Andhra Pradesh, India
[2] Gudlavalleru Engn Coll, Dept Elect & Commun Engn, AS&A, Vijayawada, Andhra Pradesh, India
关键词
CMOS; FinFET; Short Channel Effect; SRAM; Static Noise Margin; LOW-POWER; DEVICES; SYSTEM; IMPACT; ENERGY; CELL;
D O I
10.4018/IJSDA.302665
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An innovative technology named FinFET (fin field effect transistor) has been developed to offer better transistor circuit design and to compensate the necessity of superior storage system (SS). As gate loses control over the channel, CMOS devices face some major issues like increase in manufacturing cost, less reliability and yield, increase of ON current, short channel effects (SCEs), increase in leakage currents, etc. However, it is necessary for the memory to have less power dissipation, short access time, and low leakage current. The traditional design of SRAM (static RAM) using CMOS technology represents severe performance degradation due to its higher power dissipation and leakage current. Thus, a nano-scaled device named FinFET is introduced for designing SRAM since it has threedimensional design of the gate. FinFET has been used to improve the overall performance and has been chosen as a transistor of choice because it is not affected by SCEs. In this work, the researchers have reviewed various FinFET-based SRAM cells, performance metrics, and the comparison over different technologies.
引用
收藏
页数:21
相关论文
共 62 条
[1]  
Agrawal R.K., 2018, 2018 IEEE TEXAS POWE, P1, DOI [DOI 10.1109/TPEC.2018.8312088, 10.1109/TPEC.2018.8312088]
[2]  
Alias Nurul Ezaila, 2019, 2019 6th International Conference on Electrical Engineering, Computer Science and Informatics (EECSI). Proceedings, P66, DOI 10.23919/EECSI48112.2019.8976925
[3]   A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies [J].
Ansari, Mohammad ;
Afzali-Kusha, Hassan ;
Ebrahimi, Behzad ;
Navabi, Zainalabedin ;
Afzali-Kusha, Ali ;
Pedram, Massoud .
INTEGRATION-THE VLSI JOURNAL, 2015, 50 :91-106
[4]   A Near-Threshold Soft Error Resilient 7T SRAM Cell with Low Read Time for 20 nm FinFET Technology [J].
Asli, Rahebeh Niaraki ;
Taghipour, Shiva .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (04) :449-462
[5]  
Bhaskar A, 2017, 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT)
[6]  
Birla S., 2019, J INTEGR CIRC SYST, V14, P1, DOI [10.29292/jics.v14i2.57, DOI 10.29292/JICS.V14I2.57]
[7]  
Chiranjeevi K., 2016, INT J COMPUTATIONAL, V2, P209, DOI [10.1504/IJCSYSE.2016.081382, DOI 10.1504/IJCSYSE.2016.081382]
[8]   SAR IMAGE COMPRESSION USING ADAPTIVE DIFFERENTIAL EVOLUTION AND PATTERN SEARCH BASED K-MEANS VECTOR QUANTIZATION [J].
Chiranjeevi, Karri ;
Jena, Umaranjan .
IMAGE ANALYSIS & STEREOLOGY, 2018, 37 (01) :35-54
[9]   Hybrid gravitational search and pattern search–based image thresholding by optimising Shannon and fuzzy entropy for image compression [J].
Chiranjeevi K. ;
Jena U. .
International Journal of Image and Data Fusion, 2017, 8 (03) :236-269
[10]   Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications [J].
Chiu, Pi-Feng ;
Chang, Meng-Fan ;
Wu, Che-Wei ;
Chuang, Ching-Hao ;
Sheu, Shyh-Shyuan ;
Chen, Yu-Sheng ;
Tsai, Ming-Jinn .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (06) :1483-1496