共 62 条
[1]
Agrawal R.K., 2018, 2018 IEEE TEXAS POWE, P1, DOI [DOI 10.1109/TPEC.2018.8312088, 10.1109/TPEC.2018.8312088]
[2]
Alias Nurul Ezaila, 2019, 2019 6th International Conference on Electrical Engineering, Computer Science and Informatics (EECSI). Proceedings, P66, DOI 10.23919/EECSI48112.2019.8976925
[4]
A Near-Threshold Soft Error Resilient 7T SRAM Cell with Low Read Time for 20 nm FinFET Technology
[J].
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS,
2017, 33 (04)
:449-462
[5]
Bhaskar A, 2017, 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT)
[6]
Birla S., 2019, J INTEGR CIRC SYST, V14, P1, DOI [10.29292/jics.v14i2.57, DOI 10.29292/JICS.V14I2.57]
[7]
Chiranjeevi K., 2016, INT J COMPUTATIONAL, V2, P209, DOI [10.1504/IJCSYSE.2016.081382, DOI 10.1504/IJCSYSE.2016.081382]