Monitor-Based In-Field Wearout Mitigation for CMOS LC Oscillators

被引:6
作者
Chang, Doohwang [1 ]
Kitchen, Jennifer N. [1 ]
Bakkaloglu, Bertan [1 ]
Kiaei, Sayfe [1 ]
Ozev, Sule [1 ]
机构
[1] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
基金
美国国家科学基金会;
关键词
Reliability; HCI; NBTI; LC oscillator; HOT-CARRIER STRESS; CIRCUIT-RELIABILITY; ANALOG; RF; IMPACT; DEGRADATION; SIMULATION; DESIGN; NBTI;
D O I
10.1109/TDMR.2016.2557624
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Failure due to aging mechanisms is an important concern for RF circuits. In-field aging results in continuous degradation of circuit performances before they cause catastrophic failures. In this regard, the lifetime of RF/analog circuits, which is defined as the point where at least one specification fails, is determined not only by aging at the device level but also by the slack in the specifications, process variations, and the stress conditions on each of the devices. In this paper, we present a methodology for analyzing, monitoring, and recovering performance degradation in cross-coupled LC oscillators caused by aging mechanisms in MOSFET devices. At design time, we identify reliability hot spots and concentrate our efforts on improving these components. We also identify the circuit variable that is easy to measure but highly correlated to the performance of the primary circuit and codesign the monitoring and reconfiguration mechanism along with the primary circuit. Experimental results with a fabricated oscillator chip show that the phase noise of the oscillator degraded by 1.5 dB over ten days (240 h) of accelerated stress conditions, and this loss can be recovered by the proposed mitigation scheme.
引用
收藏
页码:183 / 193
页数:11
相关论文
共 49 条
[1]  
Askari S, 2012, IEEE VLSI TEST SYMP, P68, DOI 10.1109/VTS.2012.6231082
[2]   Electronic circuit reliability modeling [J].
Bernstein, Joseph B. ;
Gurfinkel, Moshe ;
Li, Xiaojun ;
Walters, Jorg ;
Shapira, Yoram ;
Talmor, Michael .
MICROELECTRONICS RELIABILITY, 2006, 46 (12) :1957-1979
[3]  
Borkar S, 2003, DES AUT CON, P338
[4]   Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration [J].
Bowman, KA ;
Duvall, SG ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (02) :183-190
[5]   Cross-Layer Modeling and Simulation of Circuit Reliability [J].
Cao, Yu ;
Velamala, Jyothi ;
Sutaria, Ketul ;
Chen, Mike Shuo-Wei ;
Ahlbin, Jonathan ;
Esqueda, Ivan Sanchez ;
Bajura, Michael ;
Fritze, Michael .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (01) :8-23
[6]  
CHANDRA DR, 2014, IND C INDICON 2014 A, P1
[7]   Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits [J].
Chang, Doohwang ;
Kitchen, Jennifer N. ;
Bakkaloglu, Bertan ;
Kiaei, Sayfe ;
Ozev, Sule .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) :1179-1183
[8]   A Low Power, Startup Ensured and Constant Amplitude Class-C VCO in 0.18 μm CMOS [J].
Chen, Jian ;
Jonsson, Fredrik ;
Carlsson, Mats ;
Hedenas, Charlotta ;
Zheng, Li-Rong .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2011, 21 (08) :427-429
[9]   Investigation of Arrhenius acceleration factor for integrated circuit early life failure region with several failure mechanisms [J].
Cooper, MS .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (03) :561-563
[10]   Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing [J].
Deng, Wei ;
Okada, Kenichi ;
Matsuzawa, Akira .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (02) :429-440