Runtime-Guided ECC Protection using Online Estimation of Memory Vulnerability

被引:1
作者
Jaulmes, Luc [1 ]
Moreto, Miquel [1 ]
Valero, Mateo [1 ]
Erez, Mattan [2 ]
Casas, Marc [1 ]
机构
[1] Univ Politecn Catalunya UPC, Barcelona Supercomp Ctr BSC, Barcelona, Spain
[2] Univ Texas Austin, Elect & Comp Engn Dept, Austin, TX 78712 USA
来源
PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20) | 2020年
关键词
Vulnerability; Runtime Systems; Error Correcting Codes; DRAM;
D O I
10.1109/SC41405.2020.00080
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Diminishing reliability of semiconductor technologies and decreasing power budgets per component hinder designing next-generation high performance computing (HPC) systems. Both constraints strongly impact memory subsystems, as DRAM main memory accounts for up to 30 to 50 percent of a node's overall power consumption, and is the subsystem that is most subject to faults. Improving reliability requires stronger error correcting codes (ECCs), which incur additional power and storage costs. It is critical to develop strategies to uphold memory reliability while minimising these costs, with the goal of improving the power efficiency of computing machines. We introduce a methodology to dynamically estimate the vulnerability of data, and adjust ECC protection accordingly. Our methodology relies on information readily available to runtime systems in task-based datafiow programming models, and the existing Virtualized Error Correcting Code (VECC) schemes to provide adaptable protection. Guiding VECC using vulnerability estimates offers a wide range of reliability-redundancy trade-offs, as reliable as using expensive offline profiling for guidance and up to to 25% safer than VECC without guidance. Runtime-guided VECC is more efficient than a stronger uniform ECC, reducing DIMM lifetime failure from 1.84% down to 1.26% while increasing DRAM energy consumption by only 1.03x.
引用
收藏
页数:14
相关论文
共 37 条
[11]  
Jaulmes L, 2019, 2019 IEEE 25 INT S L
[12]  
JEDEC Solid State Technology Association, 2017, JESD794B JEDEC
[13]  
Kaul H, 2012, DES AUT CON, P1149
[14]   Ramulator: A Fast and Extensible DRAM Simulator [J].
Kim, Yoongu ;
Yang, Weikun ;
Mutlu, Onur .
IEEE COMPUTER ARCHITECTURE LETTERS, 2016, 15 (01) :45-49
[15]   Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory [J].
Luo, Yixin ;
Govindan, Sriram ;
Sharma, Bikash ;
Santaniello, Mark ;
Meza, Justin ;
Kansal, Aman ;
Liu, Jie ;
Khessib, Badriddine ;
Vaid, Kushagra ;
Mutlu, Onur .
2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN), 2014, :467-478
[16]   Odd-ECC: On-demand DRAM Error Correcting Codes [J].
Malek, Alirad ;
Vasilakis, Evangelos ;
Papaefstathiou, Vassilis ;
Trancoso, Pedro ;
Sourdis, Ioannis .
MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2017, :96-111
[17]  
Manivannan M, 2016, INT S HIGH PERF COMP, P644, DOI 10.1109/HPCA.2016.7446101
[18]  
Mattson TG, 2016, IEEE HIGH PERF EXTR
[19]  
McCalpin J., 1995, TCCA
[20]   Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field [J].
Meza, Justin ;
Wu, Qiang ;
Kumar, Sanjeev ;
Mutlu, Onur .
2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, 2015, :415-426