Case study : System level design for architecture exploration of multi-processor based SoC platform

被引:0
|
作者
Yoon, Sung-Rok
Park, Sin-Chong
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
System level design enables SoC architecture exploration in early design stage with small effort. This paper presents SoC architecture exploration method to optimize system performance and resource utilization. Case study which applies complex MIMO detection scheme(LSD) illustrates the performance variation by configurations and our decision rule.
引用
收藏
页码:3154 / 3157
页数:4
相关论文
共 50 条
  • [1] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
  • [2] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529
  • [3] System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA
    Wu, Jason
    Williams, John
    Bergmann, Neil
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 312 - 313
  • [4] A generic wrapper architecture for multi-processor SoC cosimulation and design
    Yoo, S
    Nicolescu, G
    Lyonnard, D
    Baghdadi, A
    Jerraya, AA
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
  • [5] Multi-processor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques
    Mariani, Giovanni
    Palermo, Gianluca
    Silvano, Cristina
    Zaccaria, Vittorio
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 118 - +
  • [6] Multi-processor SoC integration: A case study on BlueGene/L
    Nsame, T
    Savaria, Y
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
  • [7] System-Level Design Space Exploration for Dedicated Heterogeneous Multi-Processor Systems
    Pomante, Luigi
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 79 - 86
  • [8] A system-level design method for cognitive radio on a reconfigurable multi-processor architecture
    Zhang, Qiwei
    Kokkeler, Andre B. J.
    Smit, Gerard J. M.
    2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 3 - 6
  • [9] Transaction level modeling of NoC based multi-processor architecture for wireless communication system
    Yoon, Sung-Rok
    Park, Sin-Chong
    2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 694 - 697
  • [10] Design space exploration algorithm for heterogeneous multi-processor embedded system design
    Karkowski, I
    Corporaal, H
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 82 - 87