First Demonstration of GaN Vertical Power FinFETs on Engineered Substrate

被引:12
|
作者
Zubair, A. [1 ]
Perozek, J. [1 ]
Niroula, J. [1 ]
Aktas, O. [2 ]
Odnoblyudov, V [2 ]
Palacios, T. [1 ]
机构
[1] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Qromis Inc, Santa Clara, CA 95051 USA
关键词
D O I
10.1109/drc50226.2020.9135176
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:2
相关论文
共 50 条
  • [11] First InGaN/GaN thin film LED using SiCOI engineered substrate
    Dorsaz, J.
    Faure, B.
    Carlin, J. -F.
    Mosca, M.
    Gilet, P.
    Letertre, F.
    Bressot, S.
    Larheche, H.
    Bove, P.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 3, NO 6, 2006, 3 (06): : 2227 - 2230
  • [12] Substrate Effects in GaN-on-Si Integrated Bridge Circuit and Proposal of Engineered Bulk Silicon Substrate for GaN Power ICs
    Wei, Jin
    Zhang, Meng
    Lyu, Gang
    Chen, Kevin J.
    2020 IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA), 2020,
  • [13] Tuning of Quasi-Vertical GaN FinFETs Fabricated on SiC Substrates
    Gribisch, Philipp
    Carrascon, Rosalia Delgado
    Darakchieva, Vanya
    Lind, Erik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (05) : 2408 - 2414
  • [14] Switching Performance Analysis of Vertical GaN FinFETs: Impact of Interfin Designs
    Wang, Hengyu
    Xiao, Ming
    Sheng, Kuang
    Palacios, Tomas
    Zhang, Yuhao
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (02) : 2235 - 2246
  • [15] Large-Area 1.2-kV GaN Vertical Power FinFETs With a Record Switching Figure of Merit
    Zhang, Yuhao
    Sun, Min
    Perozek, Josh
    Liu, Zhihong
    Zubair, Ahmad
    Piedra, Daniel
    Chowdhury, Nadim
    Gao, Xiang
    Shepard, Kenneth
    Palacios, Tomas
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 75 - 78
  • [16] (Ultra)Wide-Bandgap Vertical Power FinFETs
    Zhang, Yuhao
    Palacios, Tomas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 3960 - 3971
  • [17] First Demonstration of Complementary FinFETs and Tunneling FinFETs Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway towards Future Hybrid Nano-electronics Systems
    Han, Kaizhen
    Wu, Ying
    Huang, Yi Chiau
    Xu, Shengqiang
    Kumar, Annie
    Kong, Eugene
    Kang, Yuye
    Zhang, Jishen
    Wang, Chengkuan
    Xu, Haiwen
    Sun, Chen
    Gong, Xiao
    2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T182 - T183
  • [18] First Experimental Ge CMOS FinFETs Directly on SOI Substrate
    Chung, Cheng-Ting
    Chen, Che-Wei
    Lin, Jyun-Chih
    Wu, Che-Chen
    Chien, Chao-Hsin
    Luo, Guang-Li
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [19] Strain Engineered Crack-Free GaN on Si for Integrated Vertical High Power GaN Devices with Si CMOS
    Dayeh, S. A.
    Tanaka, A.
    Choi, W.
    Chen, R.
    SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 711 - 723
  • [20] First Demonstration of GaN-based Vertical Nanowire FET with Top-Down Approach
    Jo, Young-Woo
    Son, Dong-Hyeok
    Lee, Dong-Gi
    Won, Chul-Ho
    Seo, Jae Hwa
    Kang, In Man
    Lee, Jung-Hee
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 35 - 36