Eliminating Cascading Stall on Hardware Transactional Memory

被引:0
|
作者
Miyake, Sho [1 ]
Mashita, Keisuke [1 ]
Yamada, Ryohei [1 ]
Tsumura, Tomoaki [1 ]
机构
[1] Nagoya Inst Technol, Showa Ku, Nagoya, Aichi, Japan
关键词
D O I
10.1109/CANDAR.2015.100
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-core processors are equipped in almost every computer systems from smartphones to high-end server machines, and shared memory programming becomes increasingly important for programmers to utilize the multi-core systems. Lock-based thread synchronization techniques have been commonly used in parallel programming on multi-core processors. However, lock can cause deadlocks and this leads to poor scalability. To make up for the shortcomings of lock, transactional memory (TM) is proposed and widely studied. On TMs, transactions are executed speculatively while any conflicts do not occur on shared variables. However, wasteful re-executions and waits can cause low concurrency and drastic performance degradation. In this paper, we propose a method for resolving Cascading Stall which is one of the main factors of low concurrency on TM. The result of the experiment shows that the method can reduce execution time 56.5% in maximum and 11.1% in average with 16 threads.
引用
收藏
页码:147 / 153
页数:7
相关论文
共 50 条
  • [41] Exploiting Hardware Transactional Memory in Main-Memory Databases
    Leis, Viktor
    Kemper, Alfons
    Neumann, Thomas
    2014 IEEE 30TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE), 2014, : 580 - 591
  • [42] Transactional Event Profiling in a Best-Effort Hardware Transactional Memory System
    Gaudet, Matthew
    Amaral, Jose Nelson
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 475 - 475
  • [43] On the interactions between ILP and TLP with hardware transactional memory
    Nicolas-Conesa, Victor
    Titos-Gil, Ruben
    Fernandez-Pascual, Ricardo
    Ros, Alberto
    Acacio, Manuel E.
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 104
  • [44] Exclusive Control for Compound Operations on Hardware Transactional Memory
    Mashita, Keisuke
    Hirota, Anju
    Tsumura, Tomoaki
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [45] Scalable Object-Aware Hardware Transactional Memory
    Khan, Behram
    Horsnell, Matthew
    Lujan, Mikel
    Watson, Ian
    EURO-PAR 2010 PARALLEL PROCESSING, PT I, 2010, 6271 : 268 - 279
  • [46] POSTER: State Teleportation via Hardware Transactional Memory
    Cohen, Nachshon
    Herlihy, Maurice
    Petrank, Erez
    Wald, Elias
    ACM SIGPLAN NOTICES, 2017, 52 (08) : 437 - 438
  • [47] Hardware transactional memory with Operating System support, HTMOS
    Tomic, Sasa
    Cristal, Adrian
    Unsal, Osman
    Valero, Mateo
    EURO-PAR 2007 WORKSHOPS: PARALLEL PROCESSING, 2008, 4854 : 8 - 17
  • [48] Improving Performance by Reducing Aborts in Hardware Transactional Memory
    Ansari, Mohammad
    Khan, Behram
    Lujan, Mikel
    Kotselidis, Christos
    Kirkham, Chris
    Watson, Ian
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 35 - +
  • [49] TMbarrier: Speculative Barriers Using Hardware Transactional Memory
    Pedrero, Manuel
    Gutierrez, Eladio
    Plata, Oscar
    2018 26TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2018), 2018, : 214 - 221
  • [50] An Object-Aware Hardware Transactional Memory System
    Khan, Behram
    Horsnell, Matthew
    Rogers, Ian
    Lujan, Mikel
    Dinn, Andrew
    Watson, Ian
    HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 93 - 102