Eliminating Cascading Stall on Hardware Transactional Memory

被引:0
|
作者
Miyake, Sho [1 ]
Mashita, Keisuke [1 ]
Yamada, Ryohei [1 ]
Tsumura, Tomoaki [1 ]
机构
[1] Nagoya Inst Technol, Showa Ku, Nagoya, Aichi, Japan
关键词
D O I
10.1109/CANDAR.2015.100
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-core processors are equipped in almost every computer systems from smartphones to high-end server machines, and shared memory programming becomes increasingly important for programmers to utilize the multi-core systems. Lock-based thread synchronization techniques have been commonly used in parallel programming on multi-core processors. However, lock can cause deadlocks and this leads to poor scalability. To make up for the shortcomings of lock, transactional memory (TM) is proposed and widely studied. On TMs, transactions are executed speculatively while any conflicts do not occur on shared variables. However, wasteful re-executions and waits can cause low concurrency and drastic performance degradation. In this paper, we propose a method for resolving Cascading Stall which is one of the main factors of low concurrency on TM. The result of the experiment shows that the method can reduce execution time 56.5% in maximum and 11.1% in average with 16 threads.
引用
收藏
页码:147 / 153
页数:7
相关论文
共 50 条
  • [31] Supporting transaction nesting in hardware transactional memory
    Liu, Yi
    Wu, Ming-Yu
    Wang, Yong-Hui
    Qian, De-Pei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2014, 42 (01): : 130 - 136
  • [32] Virtues and Limitations of Commodity Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Rodrigues, Luis
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 3 - 14
  • [33] Transactional memory: The hardware-software interface
    McDonald, Austen
    Carlstrom, Brian D.
    Chung, JaeWoong
    Minh, Chi Cao
    Chafi, Hassan
    Kozyrakis, Christos
    Olukotun, Kunle
    IEEE MICRO, 2007, 27 (01) : 67 - 76
  • [34] Migration in Hardware Transactional Memory on Asymmetric Multiprocessor
    Sustran, Zivojin
    Protic, Jelica
    IEEE ACCESS, 2021, 9 (09): : 69346 - 69364
  • [35] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2017, 35 (03):
  • [36] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    SPAA'15: PROCEEDINGS OF THE 27TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2015, : 224 - 233
  • [37] VMM Emulation of Intel Hardware Transactional Memory
    Swiech, Maciej
    Hale, Kyle C.
    Dinda, Peter
    PROCEEDINGS OF THE 4TH INTERNATIONAL WORKSHOP ON RUNTIME AND OPERATING SYSTEMS FOR SUPERCOMPUTERS, ROSS 2014, 2014,
  • [38] Removal of Conflicts in Hardware Transactional Memory Systems
    Waliullah, M. M.
    Stenstrom, Per
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2014, 42 (01) : 198 - 218
  • [39] Understanding and Utilizing Hardware Transactional Memory Capacity
    Cai, Zixian
    Blackburn, Stephen M.
    Bond, Michael D.
    PROCEEDINGS OF THE 2021 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM 2021), 2021, : 1 - 14
  • [40] Improving Speculative taskloop in Hardware Transactional Memory
    Salamanca, Juan
    Baldassin, Alexandro
    OPENMP: ENABLING MASSIVE NODE-LEVEL PARALLELISM, IWOMP 2021, 2021, 12870 : 3 - 17