Eliminating Cascading Stall on Hardware Transactional Memory

被引:0
|
作者
Miyake, Sho [1 ]
Mashita, Keisuke [1 ]
Yamada, Ryohei [1 ]
Tsumura, Tomoaki [1 ]
机构
[1] Nagoya Inst Technol, Showa Ku, Nagoya, Aichi, Japan
关键词
D O I
10.1109/CANDAR.2015.100
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-core processors are equipped in almost every computer systems from smartphones to high-end server machines, and shared memory programming becomes increasingly important for programmers to utilize the multi-core systems. Lock-based thread synchronization techniques have been commonly used in parallel programming on multi-core processors. However, lock can cause deadlocks and this leads to poor scalability. To make up for the shortcomings of lock, transactional memory (TM) is proposed and widely studied. On TMs, transactions are executed speculatively while any conflicts do not occur on shared variables. However, wasteful re-executions and waits can cause low concurrency and drastic performance degradation. In this paper, we propose a method for resolving Cascading Stall which is one of the main factors of low concurrency on TM. The result of the experiment shows that the method can reduce execution time 56.5% in maximum and 11.1% in average with 16 threads.
引用
收藏
页码:147 / 153
页数:7
相关论文
共 50 条
  • [21] Core Reliability: Leveraging Hardware Transactional Memory
    Do, Sang Wook Stephen
    Dubois, Michel
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (02) : 105 - 108
  • [22] Hardware Transactional Memory with Delayed-Committing
    Ichii, Sekai
    Tashiro, Saki
    Nunome, Atsushi
    Hirata, Hiroaki
    Shibayama, Kiyoshi
    3RD INTERNATIONAL CONFERENCE ON APPLIED COMPUTING AND INFORMATION TECHNOLOGY (ACIT 2015) 2ND INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND INTELLIGENCE (CSI 2015), 2015, : 154 - 161
  • [23] Exploiting object structure in hardware transactional memory
    Khan, Behram
    Horsnell, Matthew
    Rogers, Ian
    Lujan, Mikel
    Dinn, Andrew
    Watson, Ian
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2009, 24 (05): : 303 - 315
  • [24] Efficient Transaction Nesting in Hardware Transactional Memory
    Liu, Yi
    Su, Yangming
    Zhang, Cui
    Wu, Mingyu
    Zhang, Xin
    Li, He
    Qian, Depei
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2010, PROCEEDINGS, 2010, 5974 : 138 - +
  • [25] Improving Utilization of Hardware Signatures in Transactional Memory
    Choi, Woojin
    Draper, Jeffrey
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (11) : 2230 - 2239
  • [26] Hardware Acceleration of Transactional Memory on Commodity Systems
    Casper, Jared
    Oguntebi, Tayo
    Hong, Sungpack
    Bronson, Nathan G.
    Kozyrakis, Christos
    Olukotun, Kunle
    ACM SIGPLAN NOTICES, 2011, 46 (03) : 27 - 38
  • [27] Consolidated Conflict Detection for Hardware Transactional Memory
    Zhao, Lihang
    Draper, Jeffrey
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 201 - 212
  • [28] Scalable and Reliable Communication for Hardware Transactional Memory
    Pugsley, Seth H.
    Awasthi, Manu
    Madan, Niti
    Muralimanohar, Naveen
    Balasubramonian, Rajeev
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 144 - 154
  • [29] Brief Announcement: Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2018, : 227 - 230
  • [30] Hardware Transactional Memory System for Parallel Programming
    Wang Huayong
    Hou Rui
    Wang Kun
    2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 21 - 27