Eliminating Cascading Stall on Hardware Transactional Memory

被引:0
|
作者
Miyake, Sho [1 ]
Mashita, Keisuke [1 ]
Yamada, Ryohei [1 ]
Tsumura, Tomoaki [1 ]
机构
[1] Nagoya Inst Technol, Showa Ku, Nagoya, Aichi, Japan
关键词
D O I
10.1109/CANDAR.2015.100
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-core processors are equipped in almost every computer systems from smartphones to high-end server machines, and shared memory programming becomes increasingly important for programmers to utilize the multi-core systems. Lock-based thread synchronization techniques have been commonly used in parallel programming on multi-core processors. However, lock can cause deadlocks and this leads to poor scalability. To make up for the shortcomings of lock, transactional memory (TM) is proposed and widely studied. On TMs, transactions are executed speculatively while any conflicts do not occur on shared variables. However, wasteful re-executions and waits can cause low concurrency and drastic performance degradation. In this paper, we propose a method for resolving Cascading Stall which is one of the main factors of low concurrency on TM. The result of the experiment shows that the method can reduce execution time 56.5% in maximum and 11.1% in average with 16 threads.
引用
收藏
页码:147 / 153
页数:7
相关论文
共 50 条
  • [1] Eliminating Global Interpreter Locks in Ruby through Hardware Transactional Memory
    Odaira, Rei
    Castanos, Jose G.
    Tomari, Hisanobu
    ACM SIGPLAN NOTICES, 2014, 49 (08) : 131 - 142
  • [2] Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 190 - 205
  • [3] Fun with Hardware Transactional Memory
    Herlihy, Maurice
    SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2014, : 575 - 575
  • [4] Hardware Transactional Memory meets memory persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 130 : 63 - 79
  • [5] Hardware Transactional Memory meets Memory Persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    2018 32ND IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2018, : 368 - 377
  • [6] Improving Parallelism in Hardware Transactional Memory
    Dice, Dave
    Herlihy, Maurice
    Kogan, Alex
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (01)
  • [7] Performance pathologies in hardware transactional memory
    Bobba, Jayaram
    Moore, Kevin E.
    Volos, Haris
    Yen, Luke
    Hill, Mark D.
    Swift, Michael M.
    Wood, David A.
    IEEE MICRO, 2008, 28 (01) : 32 - 41
  • [8] Refereeing Conflicts in Hardware Transactional Memory
    Shriraman, Arrvindh
    Dwarkadas, Sandhya
    ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 136 - 146
  • [9] Lightweight Hardware Transactional Memory Profiling
    Wang, Qingsen
    Su, Pengfei
    Chabbi, Milind
    Liu, Xu
    PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 186 - 200
  • [10] Hardware Transactional Memory for GPU Architectures
    Fung, Wilson W. L.
    Singh, Inderpreet
    Brownsword, Andrew
    Aamodt, Tor M.
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 296 - 307