Design Trade off and Performance Analysis of Router Architectures in Network-on-Chip

被引:1
作者
Latif, Jawwad [1 ]
Chaudhry, Hassan Nazeer [2 ]
Azam, Sadia [1 ]
Baloch, Naveed Khan [1 ]
机构
[1] Univ Engn & Technol Taxila 47080, Taxila, Pakistan
[2] Tech Univ Darmstadt, Darmstadt, Germany
来源
10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS | 2015年 / 56卷
关键词
Network-on-Chip; Dual Xbar; Folding technique; Router architectures;
D O I
10.1016/j.procs.2015.07.230
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On chip interconnection networks simplify the challenges of integrating large number of processing elements. Routers are backbone of networks. Buffers and crossbar in router consumes significant area and power of network. Reducing buffers could lead to degradation of network performance. Dual Xbar router architecture combines buffered and bufferless feature to reduce buffer read/ write energy with dual crossbars. While Switch folding technique introduced to reduce wire density and decrease muxes in crossbar by increasing resource utilization. In this paper, we propose Folded Dual Xbar architecture by combining the Dual Xbar and Folding technique in order to get advantages of both architectures. Performance of architectures is evaluated using OMNET++ platform under different load conditions. Simulation results shows that there is slight increase in throughput and reduction in buffer read/ write energy by average 46% at high loads in proposed 2-Folded Dual Xbar as compared to conventional architecture. Proposed 3-Folded Dual Xbar results at least 16.6 % increase in throughput as compared to conventional architecture with 43-45% reduced buffer read/ write energy but slight increase in crossbar. Throughput of 3-Folded Dual Xbar decreased only by 5-7% as compared to Dual Xbar with distributed wire density advantage. (C) 2015 The Authors. Published by Elsevier B.V.
引用
收藏
页码:421 / 426
页数:6
相关论文
共 16 条
[1]  
[Anonymous], 2012, EMB COMP SYST SAMOS
[2]  
[Anonymous], 2011, APPL BEN NETW CHIP A
[3]  
[Anonymous], COMPUTER ARCHITECTUR
[4]   IMPROVED MODIFIED FAT-TREE TOPOLOGY NETWORK-ON-CHIP [J].
Bouhraoua, Abdelhafid ;
Elrabaa, Muhammad E. S. .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (04) :757-780
[5]  
Chan Cheng-Hao, 2011, CIRC SYST ISCAS 2011
[6]  
Dimitrakopoulos G., 2013, DATE 2013
[7]  
Handy J., 2011, OBJECTIVE ANAL SEMIC
[8]  
Hayenga M., 2009, P 42 ANN IEEE ACM IN
[9]  
Kalimuthu A., 2012, COMP INT COMP RES IC
[10]  
KIM J, 2009, P 42 ANN IEEE ACM IN