Assembly and reliability of PBGA packages on FR-4 PCBs with SnAgCu solder

被引:24
作者
Arulvanan, P.
Zhong, Z. W.
机构
[1] Nanyang Technol Univ, Sch Mech & Aerosp Engn, Singapore 639798, Singapore
[2] Singapore Inst Mfg Technol, Singapore 638075, Singapore
关键词
SnAgCu solder joints; joint dimensions; thermal cycling; microstructure; reliability;
D O I
10.1016/j.mee.2006.05.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plastic-ball-grid-array (PBGA) packages were assembled onto FR-4 printed-circuit-boards (PCBs) using lead-free SnAgCu solder, different solder pad diameters, stencil thicknesses and reflow peak temperatures, and the effects of the design and assembly process conditions on the dimensions and reliability of the solder joints were investigated. The assembled microelectronic devices were subjected to a thermal cycling test, and crack initiation and propagation during the test were studied. The results showed that with increased peak reflow temperature and pad diameter, the average joint diameter increased but the average joint height decreased. Increased stencil thickness resulted in increased joint diameters and heights. The solder joints consisted of two unique structures of Sn-rich and Ag-rich Sn-Ag compounds. The intermetallic thicknesses were less than 3 pm, and the compounds did not affect the reliability of the solder joints. Failures were not found before 5700 thermal cycles and the characteristic lives of all solder joints were more than 7200 thermal cycles, indicating robust solder joints produced with a wide process window. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:2462 / 2468
页数:7
相关论文
共 35 条
  • [1] Anand A, 2002, EL PACKAG TECH CONF, P6, DOI 10.1109/EPTC.2002.1185588
  • [2] Characterisation of electroplated Sn/Ag solder bumps
    Bigas, M
    Cabruja, E
    [J]. MICROELECTRONICS JOURNAL, 2006, 37 (04) : 308 - 316
  • [3] Study of under bump metallisation barrier layer for lead-free solder
    Chan, KC
    Zhong, ZW
    Ong, KW
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2003, 15 (02) : 46 - 52
  • [4] DUNFORD SO, 2003, IPC REV MAGAZIN 0812, P10
  • [5] Evaluation of lead-free SnAg solder ball deposition and reflow processes for flip chip applications
    Helneder, J
    Hoyler, C
    Schneegans, M
    Torwesten, H
    [J]. MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) : 581 - 586
  • [6] The reliability assessment of flip chip components
    Huang, CY
    [J]. MICROELECTRONICS INTERNATIONAL, 2004, 21 (02) : 10 - 15
  • [7] *IPC, 1995, IPC TM 650 TEST METH
  • [8] *IPC EIA, 1996, IPCEIAJSTD00JA
  • [9] JEDEC Solid State Technology Association, 2000, JESD22B117 JEDEC SOL
  • [10] A projection method for reconstructing X-ray images of arbitrary cross-section
    Kang, ST
    Cho, HS
    [J]. NDT & E INTERNATIONAL, 1999, 32 (01) : 9 - 20