3D integration technology with photosensitive mold for fan-out package

被引:0
|
作者
Mori, Kentaro [1 ]
Yamashita, Soichi [1 ]
Sekiguchi, Masahiro [1 ]
机构
[1] Toshiba Elect Devices & Storage Corp, Isogo Ku, 33 Shinisogo Cho, Yokohama, Kanagawa 2350017, Japan
关键词
3D Packaging and Integration; FOWLP (Fan Out Wafer Level Package); Photosensitive mold;
D O I
10.35848/1347-4065/abeabe
中图分类号
O59 [应用物理学];
学科分类号
摘要
An innovative 3D packaging and integration technology with a newly developed photosensitive mold material was successfully demonstrated. This technology needs neither a tall Cu pillar electroplating nor a laser drilling. A test die was mounted face up on a substrate, then a more than 100 mu m thick photosensitive mold film was laminated on the whole substrate. The lithography process on the mold film was executed to make openings with depth of 10 mu m on the embedded die, and with depth of 110 mu m on the substrate. The Cu redistribution layer formed the electrical contacts between the die and the substrate through the photosensitive vias with different diameters and depths. The developed 3D package passed 1000 thermal cycles at -55/125 degrees C. This work disclosed future capability of a fan-out process using a photosensitive mold, thereby realizing a rapid growth of 3D integrated modules.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Integration Benefits and Challenges on Fan-Out to Enable System in Package for IoT/Wearable Devices
    Tang, Humi
    Lu, Max
    Tsai, Jensen
    Jiang, Jase
    Cheng, Honda
    Lu, Terrence
    Wang, Yu-Po
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [32] Interfacial Delamanination of Mold Compound in Fan-out Packages
    Rambhatla, V. N. N. Trilochan
    Samet, David
    Raj, P. Markondeya
    Kawamoto, Satomi
    Tummala, Rao R.
    Sitaraman, Suresh K.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 827 - 833
  • [33] Reliability analysis of a package-on-package structure using the novel WMCSP technology with fan-out capability
    Wei, Hsiu-Ping
    Yew, Ming-Chih
    Yang, Wen-Kung
    Chiang, Kuo-Ning
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 223 - +
  • [34] Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)
    Cardoso, Andre
    Kroehnert, Steffen
    Pinto, Raquel
    Fernandes, Elisabete
    Barros, Isabel
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 801 - 807
  • [36] Reliability Evaluation of Fan-Out Type 3D Packaging-On-Packaging
    Wang, Pao-Hsiung
    Huang, Yu-Wei
    Chiang, Kuo-Ning
    MICROMACHINES, 2021, 12 (03) : 1 - 14
  • [37] Advanced System in Package with Fan-out Chip on Substrate
    Lin, Yuan-Ting
    Hsieh, Brian C. C.
    Lou, J. W.
    Chen, Eatice
    Wang, Chiyu
    Tsai, Lung
    Hsieh, Adren
    2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 273 - 276
  • [38] Package Design Optimization of the Fan-out Interposer System
    Kim, Sang Kyu
    Park, Sangwook
    Cha, Seung Yong
    Jung, Sang Nam
    Kim, Gyongbum
    Oh, Dan
    Kim, Joonsung
    Kim, Sang-Uk
    Lee, Seok Won
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 22 - 27
  • [39] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [40] Design and Electrical Analysis for Adavanced Fan-out Package-on-Package
    Pan, Po-Chih
    Hsieh, Tsun-Lung
    Huang, Chih-Yi
    Jhong, Ming-Fong
    Wang, Chen-Chao
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,