3D integration technology with photosensitive mold for fan-out package

被引:0
作者
Mori, Kentaro [1 ]
Yamashita, Soichi [1 ]
Sekiguchi, Masahiro [1 ]
机构
[1] Toshiba Elect Devices & Storage Corp, Isogo Ku, 33 Shinisogo Cho, Yokohama, Kanagawa 2350017, Japan
关键词
3D Packaging and Integration; FOWLP (Fan Out Wafer Level Package); Photosensitive mold;
D O I
10.35848/1347-4065/abeabe
中图分类号
O59 [应用物理学];
学科分类号
摘要
An innovative 3D packaging and integration technology with a newly developed photosensitive mold material was successfully demonstrated. This technology needs neither a tall Cu pillar electroplating nor a laser drilling. A test die was mounted face up on a substrate, then a more than 100 mu m thick photosensitive mold film was laminated on the whole substrate. The lithography process on the mold film was executed to make openings with depth of 10 mu m on the embedded die, and with depth of 110 mu m on the substrate. The Cu redistribution layer formed the electrical contacts between the die and the substrate through the photosensitive vias with different diameters and depths. The developed 3D package passed 1000 thermal cycles at -55/125 degrees C. This work disclosed future capability of a fan-out process using a photosensitive mold, thereby realizing a rapid growth of 3D integrated modules.
引用
收藏
页数:7
相关论文
共 34 条
  • [11] Ho SW, 2016, EL PACKAG TECH CONF, P51, DOI 10.1109/EPTC.2016.7861441
  • [12] Experimental Verification and Optimization Analysis of Warpage for Panel-Level Fan-Out Package
    Hou, Fengze
    Lin, Tingyu
    Cao, Liqiang
    Liu, Fengman
    Li, Jun
    Fan, Xuejun
    Zhang, G. Q.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1721 - 1728
  • [13] Ultra-thin FO Package-on-Package for Mobile Application
    Hsiang-Yao, Hsiao
    Ho, Soon Wee
    Lim, Simon Siak Boon
    Ching, Wai Leong
    Choong, Chong Ser
    Siang, Sharon Lim Pei
    Yong, Han
    Chong, Chai Tai
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 21 - 27
  • [14] 3D Heterogeneous Integration with Multiple Stacking Fan-Out Package
    Hsu, Feng-Cheng
    Lin, Jackson
    Chen, Shuo-Mao
    Lin, Po-Yao
    Fang, Jerry
    Wang, Jin-Hua
    Jeng, Shin-Puu
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 337 - 342
  • [15] Hunt J, 2012, 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC)
  • [16] Next Generation eWLB (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    Ganesh, V. P.
    Meyer, Thorsten
    Bahr, Andreas
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 520 - 526
  • [17] Jinseong K., 2008, P 58 EL COMP TECHN C, P1089
  • [18] Khong C.H., 2009, P 59 EL COMP TECHN, P1289
  • [19] Chip Stackable, Ultra-thin, High-flexibility 3D FOWLP (3D SWIFT® Technology) for Hetero-integrated Advanced 3D WL-SiP
    Ki, WonMyoung
    Lee, WonGeol
    Lee, Ilbok
    Mok, Insu
    Do, WonChul
    Kolbehdari, Moh
    Copia, Alex
    Jayaraman, Suresh
    Zwenger, Curtis
    Lee, KangWook
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 580 - 586
  • [20] Kumar A., 2009, P 59 EL COMP TECHN C, P535