3D integration technology with photosensitive mold for fan-out package

被引:0
作者
Mori, Kentaro [1 ]
Yamashita, Soichi [1 ]
Sekiguchi, Masahiro [1 ]
机构
[1] Toshiba Elect Devices & Storage Corp, Isogo Ku, 33 Shinisogo Cho, Yokohama, Kanagawa 2350017, Japan
关键词
3D Packaging and Integration; FOWLP (Fan Out Wafer Level Package); Photosensitive mold;
D O I
10.35848/1347-4065/abeabe
中图分类号
O59 [应用物理学];
学科分类号
摘要
An innovative 3D packaging and integration technology with a newly developed photosensitive mold material was successfully demonstrated. This technology needs neither a tall Cu pillar electroplating nor a laser drilling. A test die was mounted face up on a substrate, then a more than 100 mu m thick photosensitive mold film was laminated on the whole substrate. The lithography process on the mold film was executed to make openings with depth of 10 mu m on the embedded die, and with depth of 110 mu m on the substrate. The Cu redistribution layer formed the electrical contacts between the die and the substrate through the photosensitive vias with different diameters and depths. The developed 3D package passed 1000 thermal cycles at -55/125 degrees C. This work disclosed future capability of a fan-out process using a photosensitive mold, thereby realizing a rapid growth of 3D integrated modules.
引用
收藏
页数:7
相关论文
共 34 条
  • [1] Braun T, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P1235, DOI 10.1109/ECTC.2013.6575733
  • [2] Braun T, 2011, ELEC COMP C, P48, DOI 10.1109/ECTC.2011.5898490
  • [3] Braun T, 2017, 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), P325, DOI 10.23919/ICEP.2017.7939387
  • [4] Development of Novel High Density System Integration Solutions in FOWLP - Complex and Thin Wafer-Level SiP and Wafer-Level 3D Packages
    Cardoso, Andre
    Dias, Leonor
    Fernandes, Elisabete
    Martins, Alberto
    Janeiro, Abel
    Cardoso, Paulo
    Barros, Hugo
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 14 - 21
  • [5] Development of Mold Compounds With Ultralow Coefficient of Thermal Expansion and High Glass Transition Temperature for Fan-Out Wafer-Level Packaging
    Carias, Vinicio
    Thompson, Jeffrey
    Myers, Philip D., Jr.
    Kumar, Prashant
    Racz, Livia M.
    Toomey, Ryan
    Wang, Jing
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (07): : 921 - 929
  • [6] Cereno D.I., 2018, P 20 EL PACK TECHN C
  • [7] Development of Package-on-Package Using Embedded Wafer-Level Package Approach
    Chong, Ser Choong
    Wee, David Ho Soon
    Rao, Vempati Srinivasa
    Vasarla, Nagendra Sekhar
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
  • [8] Fgut E., P 8 EL PACK TECHN C, P1
  • [9] Flexible Hybrid Electronics Technology Using Die-First FOWLP for High-Performance and Scalable Heterogeneous System Integration
    Fukushima, Takafumi
    Alam, Arsalan
    Hanna, Amir
    Jangam, Siva Chandra
    Bajwa, Adeel Ahmad
    Iyer, Subramanian S.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10): : 1738 - 1746
  • [10] Han Q, P 10 EL PACK TECHN C, P834