3D integration technology with photosensitive mold for fan-out package

被引:0
|
作者
Mori, Kentaro [1 ]
Yamashita, Soichi [1 ]
Sekiguchi, Masahiro [1 ]
机构
[1] Toshiba Elect Devices & Storage Corp, Isogo Ku, 33 Shinisogo Cho, Yokohama, Kanagawa 2350017, Japan
关键词
3D Packaging and Integration; FOWLP (Fan Out Wafer Level Package); Photosensitive mold;
D O I
10.35848/1347-4065/abeabe
中图分类号
O59 [应用物理学];
学科分类号
摘要
An innovative 3D packaging and integration technology with a newly developed photosensitive mold material was successfully demonstrated. This technology needs neither a tall Cu pillar electroplating nor a laser drilling. A test die was mounted face up on a substrate, then a more than 100 mu m thick photosensitive mold film was laminated on the whole substrate. The lithography process on the mold film was executed to make openings with depth of 10 mu m on the embedded die, and with depth of 110 mu m on the substrate. The Cu redistribution layer formed the electrical contacts between the die and the substrate through the photosensitive vias with different diameters and depths. The developed 3D package passed 1000 thermal cycles at -55/125 degrees C. This work disclosed future capability of a fan-out process using a photosensitive mold, thereby realizing a rapid growth of 3D integrated modules.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] 3D Fan-Out Package Technology with Photosensitive Through Mold Interconnects
    Mori, Kentaro
    Yamashita, Soichi
    Fukuda, Takafumi
    Sekiguchi, Masahiro
    Ezawa, Hirokazu
    Akejima, Shuzo
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1140 - 1145
  • [2] 3D Heterogeneous Integration with Multiple Stacking Fan-Out Package
    Hsu, Feng-Cheng
    Lin, Jackson
    Chen, Shuo-Mao
    Lin, Po-Yao
    Fang, Jerry
    Wang, Jin-Hua
    Jeng, Shin-Puu
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 337 - 342
  • [3] High-Density Fan-Out Technology for Advanced SiP and 3D Heterogeneous Integration
    Lee, KangWook
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [4] Si interposer with multiple cavities for 3D stacked fan-out package
    Hu, Xinxin
    Luo, Rongfeng
    Shen, Zhen
    Cai, Han
    Yan, Jun
    Gong, Dan
    Ma, Shenglin
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1406 - 1410
  • [5] Fan-out package substrate wiring technology solution for heterogeneous integration SIP
    Morikawa Y.
    Journal of Japan Institute of Electronics Packaging, 2019, 22 (05) : 405 - 410
  • [6] Through Mold Interconnects for Fan-out Wafer Level Package
    Ho, Soon Wee
    Wai, Leong Ching
    Sek, Soon Ann
    Cereno, Daniel Ismael
    Lau, Boon Long
    Hsiao, Hsiang-Yao
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 51 - 56
  • [7] New wave Fan-out package For Heterogeneous Integration
    Chao, Shin-Hua
    Sung, Yuan-Fu
    Luh, Ding-Bang
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 321 - 324
  • [8] Hybrid Fan-out Package for Vertical Heterogeneous Integration
    Chuang, Po-Yao
    Lin, M-L
    Hung, S-T
    Wu, Y-W
    Wong, D-C
    Yew, M-C
    Hsu, C-K
    Liao, L-L
    Lai, P-Y
    Tsai, P-H
    Chen, S-M
    Cheng, S-K
    Jeng, Shin-Puu
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 333 - 338
  • [9] 3D Module in Fan-out Packaging
    Zhan, Lihua
    Li, Hao
    Zhu, Fuguo
    Zhou, Zhipeng
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 832 - 833
  • [10] Thermal Analysis of a 3D Flip-chip Fan-out Wafer Level Package (fcFOWLP) for High Bandwidth 3D Integration
    Oprins, H.
    Beyne, E.
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1234 - 1242