An Energy-Efficient Programmable Mixed Signal Accelerator for Machine Learning Algorithms

被引：1

作者：

Kang, Mingu ^{[1
]}

Srivastava, Prakalp ^{[2
]}

Adve, Vikram ^{[3
]}

Kim, Nam Sung ^{[2
]}

Shanbhag, Naresh R. ^{[2
]}

机构：

[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

[2] Univ Illinois, Urbana, IL USA

[3] Univ Illinois, Comp Sci, Urbana, IL USA

来源：

IEEE MICRO | 2019年 / 39卷 / 05期

基金：

美国国家科学基金会;

关键词：

High level languages;

D O I：

10.1109/MM.2019.2929502

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose PROMISE, the first end-to-end design of a PROgrammable Mixed-Signal accElerator from Instruction Set Architecture to high-level language compiler for acceleration of diverse machine learning algorithms by exploiting the advantage of the superior energy efficiency from analog/mixed-signal processing.

引用

页码：64 / 72

页数：9

共 7 条

[1] [Anonymous], 2017, Proceedings of the 34th International Conference on Machine Learning-Volume
[2] Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
[3] An In-Memory VLSI Architecture for Convolutional Neural Networks
Kang, Mingu
Lim, Sungmin
Gonugondla, Sujan
Shanbhag, Naresh R.
[J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 494 - 505
[4] A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array
Kang, Mingu
Gonugondla, Sujan K.
Patil, Ameya
Shanbhag, Naresh R.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) : 642 - 655
[5] Kaul H, 2016, ISSCC DIG TECH PAP I, V59, P260, DOI 10.1109/ISSCC.2016.7418006
[6] PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms
Srivastava, Prakalp
Kang, Mingu
Gonugondla, Sujan K.
Lim, Sungmin
Choi, Jungwook
Adve, Vikram
Kim, Nam Sung
Shanbhag, Naresh
[J]. 2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 43 - 56
[7] Whatmough PN, 2017, ISSCC DIG TECH PAP I, P242, DOI 10.1109/ISSCC.2017.7870351

← 1 →